

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	RL78
Core Size	16-Bit
Speed	32MHz
Connectivity	I ² C, LINbus, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	23
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 11x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	30-LSSOP (0.240", 6.10mm Width)
Supplier Device Package	30-LSSOP
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f107aemsp-v0

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

1.3 Pin Configuration (Top View)

1.3.1 20-pin products

• 20-pin plastic LSSOP (4.4 x 6.5)





Remarks 1. For pin identification, see 1.4 Pin Identification.

- Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR1) or the input switch control register (ISC). See Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR1) and Figure 15-20 Format of Input Switch Control Register (ISC) in the RL78/I1A User's Manual.
- **3.** The shared function CMP3P can be assigned to P147 by setting the CMPSEL0 bit in the comparator input switch control register (CMPSEL).



1.3.2 30-pin products

• 30-pin plastic LSSOP (7.62 mm (300))



Caution Connect the REGC pin to Vss via a capacitor (0.47 to 1 μ F).

- Remarks 1. For pin identification, see 1.4 Pin Identification.
 - Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR1) or the input switch control register (ISC). See Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR1) and Figure 15-20 Format of Input Switch Control Register (ISC) in the RL78/I1A User's Manual.



RL78/I1A

1.5 Block Diagram

1.5.1 20-pin products



- Remarks 1. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR1) or the input switch control register (ISC). See Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR1) and Figure 15-20 Format of Input Switch Control Register (ISC) in the RL78/I1A User's Manual.
 - **2.** The shared function CMP3P can be assigned to P147 by setting the CMPSEL0 bit in the comparator input switch control register (CMPSEL).



RL78/I1A

					(2/3)				
	Item		20-pin	30-pin	38-pin				
			R5F1076C	R5F107AC, R5F107AE	R5F107DE				
Timer	Watchdog	g timer		1 channel					
	Real-time	clock		1 channel ^{Notes 1, 2}					
	(RTC)								
	12-bit inte (IT)	rval timer		1 channel					
	RTC outp	ut		-	1 1 Hz (subsystem clock: f _{SUB} = 32.768 kHz)				
8/10-bit resoluti	ion A/D co	onverter	6 channels	11 channels	11 channels				
Comparator			4 channels	6 channels	6 channels				
Programmable	gain ampl	lifier		1 channel					
-	Input ^{Note 3}		4 channels	6 channels	6 channels				
Serial interface		<u> </u>	[20-pin] Note 5		1				
-			UART (Supporting LI	N-bus and DMX512): 1 channel					
			UART (Supporting DALI communication): 1 channel						
			[30-pin products]	[30-pin products]					
			UART (Supporting LI	N-bus and DMX512): 1 channel					
			UART: 1 channel						
			UART (Supporting DALI communication): 1 channel						
			[38-pin products]						
			CSI: 1 channel/UART	Γ (Supporting LIN-bus and DMX512): 1 channel					
			UART: 1 channel						
			UART (Supporting D)	ALI communication): 1 channel	1				
	I ² C bi	us	1 channel	1 channel	1 channel				
Multiplier and d	ivider/mul	tiply-	• 16 bits × 16 bits = 32	bits (Unsigned or signed)					
accumulator			• 32 bits \div 32 bits = 32	bits (Unsigned)					
Vectored interr	t Interr		27		20				
sources				30	30				
	Exter	nai		ĨŬ	11				
Reset			Reset by RESET pin Internal reset by wate	andog timer					
			 Internal reset by water Internal reset by pow 	er-on-reset					
			Internal reset by volta	age detector					
			 Internal reset by illegation 	al instruction execution ^{Note 4}					
			Internal reset by RAM	Λ parity error					
			 Internal reset by illeg: 	al-memory access					

Notes 1. The subsystem clock (fsub) can be selected as the operating clock only for 38-pin products.

2. The 20- and 30-pin products can only be used as the constant-period interrupt function.

- 3. The comparator input is alternatively used with analog input pin (ANI pin).
- The illegal instruction is generated when instruction code FFH is executed. Reset by the illegal instruction execution not issued by emulation with the in-circuit emulator or onchip debug emulator.
- 5. The 20 pin products can only be used 1 UART simultaneously due to sharing of the same I/O pins.



Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Output current,	IOL1	Per pin for P02, P03, P05, P06,	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$			8.5 ^{Note 2}	mA
low ^{Note 1}		P10 to P12, P30, P31, P40, P75 to P77, P120, P147, P200 to P206	$2.7~V \leq V_{\text{DD}} < 4.0~V$			1.5 ^{Note 2}	mA
		Total of P02, P03, P40, P120	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$			40.0	mA
		(When duty ≤ 70% ^{Note 3})	$2.7~V \leq V_{\text{DD}} < 4.0~V$			7.5	mA
		Total of P05, P06, P10 to P12, P30, P31, P75 to P77, P147, P200 to P206 (When duty \leq 70% ^{Note 3})	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$			40.0	mA
			$2.7~V \leq V_{\text{DD}} < 4.0~V$			17.5	mA
		Total of all pins (When duty $\leq 70\%^{\text{Note 3}}$)	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$			80.0	mA
			$2.7~V \leq V_{\text{DD}} < 4.0~V$			25.0	mA
	IOL2	Per pin for P20 to P22, P24 to P27	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$			0.4 ^{Note 2}	mA
		Total of all pins (When duty $\leq 70\%^{Note 3}$)	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$			2.8	mA

(T_A = -40 to +105°C, 2.7 V \leq V_DD \leq 5.5 V, V_SS = 0 V)

Notes 1. Value of current at which the device operation is guaranteed even if the current flows from an output pin to the Vss pin.

- 2. However, do not exceed the total current value.
- **3.** Specification under conditions where the duty factor \leq 70%.

The output current value that has changed to the duty factor > 70% the duty ratio can be calculated with the following expression (when changing the duty factor from 70% to n%).

- Total output current of pins = $(I_{OL} \times 0.7)/(n \times 0.01)$
- <Example> Where n = 80% and IoL = -10.0 mA

Total output current of pins = $(-10.0 \times 0.7)/(80 \times 0.01) \approx -8.7$ mA

However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.



2.3.2 Supply current characteristics

((TA = -40 to +105°C, 2.7 V < Vpp < 5.5 V, Vss = 0 V) ((1/2)	۱
١		<i>,</i> ,		,

Parameter	Symbol	Conditions					TYP.	MAX.	Unit
Supply	IDD1	Operating	HS (high-	fiH = 32 MHz ^{Note 3}	V _{DD} = 5.0 V		5.0	7.5	mA
Current Note 1		mode	speed main)		V _{DD} = 3.0 V		5.0	7.5	mA
			mode	fiH = 24 MHz ^{Note 3}	V _{DD} = 5.0 V		3.9	5.8	mA
					V _{DD} = 3.0 V		3.9	5.8	mA
				fiн = 16 MHz ^{Note 3}	V _{DD} = 5.0 V		2.9	4.2	mA
					V _{DD} = 3.0 V		2.9	4.2	mA
			LS (low-	f _{IH} = 8 MHz ^{Note 3} ,	V _{DD} = 3.0 V		1.3	2.0	mA
			speed main) mode ^{Note 5}	TA = -40 to + 85°C					
			HS (high-	$f_{MX} = 20 \text{ MHz}^{\text{Note 2}},$	Square wave input		3.2	4.9	mA
			speed main)	V _{DD} = 5.0 V	Resonator connection		3.3	5.0	mA
			mode	$f_{MX} = 20 \text{ MHz}^{\text{Note 2}},$ $V_{\text{DD}} = 3.0 \text{ V}$	Square wave input		3.2	4.9	mA
					Resonator connection		3.3	5.0	mA
				$f_{MX} = 10 \text{ MHz}^{\text{Note 2}},$	Square wave input		2.0	2.9	mA
				V _{DD} = 5.0 V	Resonator connection		2.0	2.9	mA
				f _{MX} = 10 MHz ^{Note 2} , V _{DD} = 3.0 V	Square wave input		2.0	2.9	mA
					Resonator connection		2.0	2.9	mA
			LS (low- speed main) mode ^{Note 5}	$f_{MX} = 8 \text{ MHz}^{\text{Note 2}},$	Square wave input		1.2	1.8	mA
				V _{DD} = 3.0 V, TA = -40 to + 85°C	Resonator connection		1.2	1.8	mA
			HS (high- speed main)	f _{IH} = 4 MHz ^{Note 3} f _{PLL} = 64 MHz, f _{CLK} = 32 MHz	V _{DD} = 5.0 V		5.4	8.5	mA
					V _{DD} = 3.0 V		5.4	8.5	mA
			mode	f _{IH} = 4 MHz ^{Note 3} f _{PLL} = 64 MHz, f _{CLK} = 16 MHz	V _{DD} = 5.0 V		3.3	5.7	mA
					V _{DD} = 3.0 V		3.3	5.7	mA
			Subsystem	fsue = 32.768 kHz ^{Note 4}	Square wave input		4.2	6.0	μA
			clock	$T_{A} = -40^{\circ}C$	Resonator connection		4.4	6.2	μA
			operation	fsue = 32.768 kHz ^{Note 4}	Square wave input		4.2	6.0	μA
				T _A = +25°C	Resonator connection		4.4	6.2	μA
				f _{SUB} = 32.768 kHz ^{Note 4}	Square wave input		4.3	7.2	μA
				T _A = +50°C	Resonator connection		4.5	7.4	μA
				f _{SUB} = 32.768 kHz ^{Note 4}	Square wave input		4.4	8.1	μA
				T _A = +70°C	Resonator connection		4.6	8.3	μA
				f _{SUB} = 32.768 kHz ^{Note 4}	Square wave input		5.2	11.4	μA
				T _A = +85°C	Resonator connection		5.4	11.6	μA
		f	fsub = 32.768 kHz ^{Note 4}	Square wave input		6.9	20.8	μA	
				T _A = +105°C	Resonator connection		7.1	21.0	μA

(Notes and Remarks are listed on the next page.)



- **Notes 1.** Total current flowing into V_{DD}, including the input leakage current flowing when the level of the input pin is fixed to V_{DD} or V_{SS}. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, comparator, programmable gain amplifier, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
 - 2. When high-speed on-chip oscillator and subsystem clock are stopped.
 - 3. When high-speed system clock and subsystem clock are stopped.
 - 4. When high-speed on-chip oscillator and high-speed system clock are stopped. When AMPHS1 = 1 (Ultra-low power consumption oscillation). However, not including the current flowing into the RTC, 12-bit interval timer, and watchdog timer.
 - **5.** Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.
 - HS (high-speed main) mode: 2.7 V \leq V_DD \leq 5.5 V@1 MHz to 32 MHz
 - LS (low-speed main) mode: 2.7 V \leq V_DD \leq 5.5 V@1 MHz to 8 MHz
- **Remarks 1.** f_{MX}: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
 - 2. fil: High-speed on-chip oscillator clock frequency
 - 3. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
 - **4.** Except subsystem clock operation, temperature condition of the TYP. value is $T_A = 25^{\circ}C$



(T_A = -40 to +105°C, 2.7 V \leq V_DD \leq 5.5 V, Vss = 0 V) (2/2)

Parameter	Symbol		Conditions				TYP.	MAX.	Unit
Supply	IDD2 ^{Note 2}	HALT	HS (high-	f _{IH} = 32 MHz ^{Note 4}	V _{DD} = 5.0 V		0.72	2.9	mA
current		mode	speed main)		V _{DD} = 3.0 V		0.72	2.9	mA
Note 1			mode	f _{IH} = 24 MHz ^{Note 4}	V _{DD} = 5.0 V		0.57	2.3	mA
					V _{DD} = 3.0 V		0.57	2.3	mA
				fi⊢ = 16 MHz ^{Note 4}	V _{DD} = 5.0 V		0.50	1.7	mA
					V _{DD} = 3.0 V		0.50	1.7	mA
			LS (low- speed main) mode ^{Note 7}	f _{IH} = 8 MHz ^{Note 4} , T _A = −40 to +85°C	V _{DD} = 3.0 V		320	910	μA
			HS (high-	f _{MX} = 20 MHz ^{Note 3} ,	Square wave input		0.40	1.9	mA
			speed main)	V _{DD} = 5.0 V	Resonator connection		0.50	2.0	mA
			mode	$f_{MX} = 20 \text{ MHz}^{\text{Note 3}},$	Square wave input		0.40	1.9	mA
				V _{DD} = 3.0 V	Resonator connection		0.50	2.0	mA
				$f_{MX} = 10 \text{ MHz}^{\text{Note 3}},$ $V_{DD} = 5.0 \text{ V}$	Square wave input		0.24	1.02	mA
					Resonator connection		0.30	1.08	mA
				$f_{MX} = 10 \text{ MHz}^{\text{Note 3}},$	Square wave input		0.24	1.02	mA
				V _{DD} = 3.0 V	Resonator connection		0.30	1.08	mA
			LS (low- speed main) mode ^{Note 7}	$f_{MX} = 8 \text{ MHz}^{Note 3}$, $V_{DD} = 3.0 \text{ V}$, $T_A = -40 \text{ to } +85^{\circ}\text{C}$	Square wave input		130	720	μA
					Resonator connection		170	760	μA
			HS (high-	$f_{IH} = 4 \text{ MHz}^{Note 4}$	V _{DD} = 5.0 V		1.15	4.0	mA
			speed main)	fpll = 64 MHz, fclk = 32 MHz	V _{DD} = 3.0 V		1.15	4.0	mA
			mode	$f_{H} = 4 \text{ MHz}^{Note 4}$	V _{DD} = 5.0 V		0.95	3.2	mA
				fpll = 64 MHz, fclk = 16 MHz	V _{DD} = 3.0 V		0.95	3.2	mA
			Subsystem	f _{SUB} = 32.768 kHz ^{Note 5} T _A = -40°C	Square wave input		0.28	0.70	μA
			clock		Resonator connection		0.47	0.89	μA
			operation	f _{SUB} = 32.768 kHz ^{Note 5}	Square wave input		0.33	0.70	μA
				T _A = +25°C	Resonator connection		0.52	0.89	μA
				fsuв = 32.768 kHz ^{Note 5}	Square wave input		0.41	1.90	μA
				T _A = +50°C	Resonator connection		0.60	2.09	μA
				f _{SUB} = 32.768 kHz ^{Note 5}	Square wave input		0.54	2.80	μA
				T _A = +70°C	Resonator connection		0.73	2.99	μA
				f _{SUB} = 32.768 kHz ^{Note 5}	Square wave input		1.27	6.10	μA
				T _A = +85°C	Resonator connection		1.46	6.29	μA
				f _{SUB} = 32.768 kHz ^{Note 5}	Square wave input		3.04	15.5	μA
				T _A = +105°C	Resonator connection		3.23	15.7	μA
	DD3 ^{Note 6}	STOP	T _A = -40°C				0.18	0.50	μA
		mode Note 8	T _A = +25°C				0.23	0.50	μA
			T _A = +50°C				0.27	1.70	μA
			T _A = +70°C				0.44	2.60	μA
		т. Т.	T _A = +85°C				1.17	5.90	μA
			T _A = +105°C				2.94	15.3	μA

(Notes and Remarks are listed on the next page.)



2.5 Peripheral Functions Characteristics

AC Timing Test Points



2.5.1 Serial array unit 0, 4 (UART0, UART1, CSI00, DALI/UART4)

(1) During communication at same potential (UART mode) $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.7 \text{ V} \le V_{\text{DD}} \le 5.5 \text{ V}, \text{ Vss} = 0 \text{ V})$

Parameter	Symbol	Conditions		HS (high-s Mo	peed main) ode	LS (low-speed main) Mode		Unit
				MIN.	MAX.	MIN.	MAX.	
Transfer rate ^{Note 1}		$2.7 \ V{\leq} \ V_{\text{DD}} \leq 5.5 \ V$			fмск/6		f мск/6	bps
			Theoretical value of the maximum transfer rate $f_{MCK} = f_{CLK}^{Note 2}$		5.3		1.3	Mbps

Notes 1. Transfer rate in the SNOOZE mode is 4800 bps only.

 2. The maximum operating frequencies of the CPU/peripheral hardware clock (fcLK) are: HS (high-speed main) mode: 32 MHz (2.7 V ≤ V_{DD} ≤ 5.5 V)
 LS (low-speed main) mode: 8 MHz (2.7 V ≤ V_{DD} ≤ 5.5 V), T_A = -40 to +85°C

Caution Select the normal input buffer for the RxDq pin and the normal output mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg).

UART mode connection diagram (during communication at same potential)



UART mode bit width (during communication at same potential) (reference)



Caution Select the normal input buffer for the RxDq pin and the normal output mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg).

Remarks 1. q: UART number (q = 0, 1), g: PIM and POM number (g = 0, 1)

2. fMCK: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00 to 03))

R01DS0171EJ0310 Rev.3.10 Oct 31, 2016 RENESAS

(7) DALI/UART4 mode

(TA = -40 to +105°C, 2.7 V \leq VDD \leq 5.5 V, Vss = 0 V)

Parameter	Symbol	Conditions	HS (high-speed main) Mode		LS (low-speed main) Mode		Unit
			MIN.	MAX.	MIN.	MAX.	
Transfer rate				fмск/12		fмск/12	bps
		Maximum transfer rate theoretical value HS: fcLk = 32 MHz, fMCk = fcLk LS: fcLk = 8 MHz, fMCk = fcLk		2.6		0.6	Mbps

Remark fmck: Operation clock frequency of DALI/UART.

(Operation clock to be set by the serial clock select register mn (SPS4).)

Caution Operating conditions of LS (low-speed main) mode is $T_A = -40$ to +85 °C.



(1) When reference voltage (+)= AV_{REFP}/ANI0 (ADREFP1 = 0, ADREFP0 = 1), reference voltage (-) = AV_{REFM}/ANI1 (ADREFM = 1), target pin: ANI2, ANI4 to ANI7, internal reference voltage, and temperature sensor output voltage

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.7 \text{ V} \le \text{AV}_{REFP} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = 0 \text{ V}, \text{Reference voltage (+)} = \text{AV}_{REFP}, \text{Reference voltage (-)} = \text{AV}_{REFM} = 0 \text{ V})$

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Resolution	RES			8		10	bit
Overall error ^{Note 1}	AINL	10-bit resolution AV _{REFP} = V _{DD} ^{Note 3}			1.2	±3.5	LSB
Conversion time	t CONV	10-bit resolution	$3.6~V \leq V_{\text{DD}} \leq 5.5~V$	2.125		39	μS
		Target pin: ANI2, ANI4 to ANI7	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$	3.1875		39	μS
		10-bit resolution	$3.6~V \leq V_{\text{DD}} \leq 5.5~V$	2.375		39	μS
		Target pin: Internal reference voltage, and temperature	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$	3.5625		39	μs
		sensor output voltage (HS (high-speed main) mode)					
Zero-scale error ^{Notes 1, 2}	Ezs	10-bit resolution AV _{REFP} = V _{DD} ^{Note 3}				±0.25	%FSR
Full-scale error ^{Notes 1, 2}	Efs	10-bit resolution AV _{REFP} = V _{DD} ^{Note 3}				±0.25	%FSR
Integral linearity error ^{Note 1}	ILE	10-bit resolution AV _{REFP} = V _{DD} ^{Note 3}				±2.5	LSB
Differential linearity error	DLE	10-bit resolution AV _{REFP} = V _{DD} ^{Note 3}				±1.5	LSB
Analog input voltage	VAIN	ANI2, ANI4 to ANI7		0		AVREFP	V
		Internal reference voltage (HS (high-speed main) mode) Temperature sensor output voltage (HS (high-speed main) mode)		VBGR ^{Note 4}			V
				VTMPS25 ^{Note 4}			V

Notes 1. Excludes quantization error (±1/2 LSB).

- **2.** This value is indicated as a ratio (%FSR) to the full-scale value.
- **3.** When AV_{REFP} < V_{DD}, the MAX. values are as follows.

Overall error: Add ± 1.0 LSB to the MAX. value when AV_{REFP} = V_{DD}.

Zero-scale error/Full-scale error: Add $\pm 0.05\%$ FSR to the MAX. value when AV_{REFP} = V_{DD}.

Integral linearity error/Differential linearity error: Add ± 0.5 LSB to the MAX. value when AV_{REFP} = V_{DD}.

4. See 2.6.2 Temperature sensor/internal reference voltage characteristics.



3. ELECTRICAL SPECIFICATIONS (M: Industrial applications, $T_A = -40$ to +125°C)

In this chapter, shows the electrical spesificatons of the target products. Target products (M: Industrial applications): $T_A = -40$ to $+125^{\circ}C$ R5F107xxMxx

- Cautions 1. The RL78/I1A has an on-chip debug function, which is provided for development and evaluation. Do not use the on-chip debug function in products designated for mass production, because the guaranteed number of rewritable times of the flash memory may be exceeded when this function is used, and product reliability therefore cannot be guaranteed. Renesas Electronics is not liable for problems occurring when the on-chip debug function is used.
 - 2. The pins mounted depend on the product. See 2.1 Port Function to 2.2.1 Functions for each product in the RL78/I1A User's Manual.
 - 3. When any of these products are used at 105°C or lower, see 2. ELECTRICAL SPECIFICATIONS (T_A = -40 to +105°C).



(T_A = -40 to +125°C, 2.7 V \leq V_DD \leq 5.5 V, Vss = 0 V) (2/2)

Parameter	Symbol			Conditions		MIN.	TYP.	MAX.	Unit
Supply	DD2 ^{Note 2}	HALT	HS (high-	f _{IH} = 16 MHz ^{Note 4}	V _{DD} = 5.0 V		0.50	2.0	mA
Current Note 1		mode	speed main) mode ^{Note 7}		V _{DD} = 3.0 V		0.50	2.0	mA
			HS (high-	f _{MX} = 20 MHz ^{Note 3} ,	Square wave input		0.40	2.2	mA
			speed main)	V _{DD} = 5.0 V	Resonator connection		0.50	2.3	mA
			mode	f _{MX} = 20 MHz ^{Note 3} ,	Square wave input		0.40	2.2	mA
				V _{DD} = 3.0 V	Resonator connection		0.50	2.3	mA
				f _{MX} = 10 MHz ^{Note 3} ,	Square wave input		0.24	1.22	mA
				V _{DD} = 5.0 V	Resonator connection		0.30	1.28	mA
				$f_{MX} = 10 \text{ MHz}^{\text{Note 3}},$	Square wave input		0.24	1.22	mA
				V _{DD} = 3.0 V	Resonator connection		0.30	1.28	mA
			HS (high-	$f_{H} = 4 \text{ MHz}^{Note 4}$	V _{DD} = 5.0 V		0.95	3.7	mA
			speed main) mode ^{Note 7}	fpll = 64 MHz, fclk = 16 MHz	V _{DD} = 3.0 V		0.95	3.7	mA
			Subsystem clock operation	f _{SUB} = 32.768 kHz ^{Note 5} T _A = -40°C	Square wave input		0.28	0.70	μA
					Resonator connection		0.47	0.89	μA
				f _{SUB} = 32.768 kHz ^{Note 5} T _A = +25°C	Square wave input		0.33	0.70	μA
					Resonator connection		0.52	0.89	μA
				f _{SUB} = 32.768 kHz ^{Note 5}	Square wave input		0.41	1.90	μA
				T _A = +50°C f _{SUB} = 32.768 kHz ^{Note 5} T _A = +70°C	Resonator connection		0.60	2.09	μA
					Square wave input		0.54	2.80	μA
					Resonator connection		0.73	2.99	μA
				f _{SUB} = 32.768 kHz ^{Note 5}	Square wave input		1.27	6.10	μA
				T _A = +85°C	Resonator connection		1.46	6.29	μA
				fs∪в = 32.768 kHz ^{Note 5}	Square wave input		3.04	15.5	μA
				T _A = +105°C	Resonator connection		3.23	15.7	μA
				f _{SUB} = 32.768 kHz ^{Note 5}	Square wave input		7.20	45.2	μA
				T _A = +125°C	Resonator connection		7.53	45.5	μA
		STOP	T _A = -40°C				0.18	0.50	μA
		mode Note 8	T _A = +25°C				0.23	0.50	μA
			T _A = +50°C				0.27	1.70	μA
			T _A = +70°C				0.44	2.60	μA
			T _A = +85°C				1.17	5.90	μA
			T _A = +105°C				2.94	15.3	μA
			T _A = +125°C				7.14	45.1	μA

(Notes and Remarks are listed on the next page.)



- **Notes 1.** Total current flowing into V_{DD}, including the input leakage current flowing when the level of the input pin is fixed to V_{DD} or V_{SS}. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, comparator, programmable gain amplifier, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
 - **2.** During HALT instruction execution by flash memory.
 - **3.** When high-speed on-chip oscillator and subsystem clock are stopped.
 - 4. When high-speed system clock and subsystem clock are stopped.
 - When high-speed on-chip oscillator and high-speed system clock are stopped. When RTCLPC = 1 and setting ultra-low current consumption (AMPHS1 = 1). The current flowing into the RTC is included. However, not including the current flowing into the 12-bit interval timer and watchdog timer.
 - 6. Not including the current flowing into the RTC, 12-bit interval timer, and watchdog timer.
 - **7.** Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.
 - HS (high-speed main) mode: 2.7 V \leq V_{DD} \leq 5.5 V@1 MHz to 20 MHz
 - 8. Regarding the value for current operate the subsystem clock in STOP mode, refer to that in HALT mode.
- Remarks 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
 - 2. fin: High-speed on-chip oscillator clock frequency
 - 3. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
 - 4. Except subsystem clock operation and STOP mode, temperature condition of the TYP. value is $T_A = 25^{\circ}C$



CSI mode connection diagram (during communication at same potential)



CSI mode serial transfer timing (during communication at same potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)



CSI mode serial transfer timing (during communication at same potential) (When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)





2. m: Unit number, n: Channel number (mn = 00)







CSI mode serial transfer timing (master mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)



- Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (V_{DD} tolerance) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg).
- **Remark** p: CSI number (p = 00), m: Unit number (m = 0), n: Channel number (n = 0), g: PIM and POM number (g = 1)



(3) When reference voltage (+) = V_{DD} (ADREFP1 = 0, ADREFP0 = 0), reference voltage (-) = V_{SS} (ADREFM = 0), target pin: ANI0 to ANI2, ANI4 to ANI7, ANI16 to ANI19, internal reference voltage, and temperature sensor output voltage

Parameter	Symbol	Conditio	ns	MIN.	TYP.	MAX.	Unit
Resolution	RES			8		10	bit
Overall error ^{Note 1}	AINL	10-bit resolution			1.2	±7.0	LSB
Conversion time	t CONV	10-bit resolution	$3.6~V \leq V_{\text{DD}} \leq 5.5~V$	2.125		39	μs
		Target pin: ANI0 to ANI2,	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$	3.4		39	μS
		ANI4 to ANI7, ANI16 to ANI19					
Conversion time	t CONV	10-bit resolution	$3.6~V \leq V_{\text{DD}} \leq 5.5~V$	2.375		39	μS
		Target pin: Internal reference voltage, and	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$	3.8		39	μS
		temperature sensor output					
		voltage (HS (high-speed					
		main) mode)					
Zero-scale error ^{Notes 1, 2}	Ezs	10-bit resolution				±0.60	%FSR
Full-scale error ^{Notes 1, 2}	Ers	10-bit resolution				±0.60	%FSR
Integral linearity error ^{Note 1}	ILE	10-bit resolution				±4.0	LSB
Differential linearity error Note	DLE	10-bit resolution				±2.0	LSB
1							
Analog input voltage	VAIN	ANI0 to ANI2, ANI4 to ANI7		0		VDD	V
		ANI16 to ANI19		0		VDD	V
		Internal reference voltage			VBGR Note 3		V
		(HS (high-speed main) mod	e)				
		Temperature sensor output voltage (HS (high-speed main) mode)		V _{TMPS25} Note 3			V

(T _A = -40 to +125°C	$, 2.7 V \le V_{DD} \le 5.5 V,$	Vss = 0 V, Reference vo	oltage (+) = VDD, Referen	ce voltage (-) = Vss)
---------------------------------	---------------------------------	-------------------------	---------------------------	-----------------------

Notes 1. Excludes quantization error ($\pm 1/2$ LSB).

- **2.** This value is indicated as a ratio (%FSR) to the full-scale value.
- 3. See 3.6.2 Temperature sensor/internal reference voltage characteristics.



3.6.4 Comparator

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Input offset voltage	VIOCMP			±5	±40	mV
Input voltage range	VICMP	CMP0P to CMP5P	0		VDD	V
		СМРСОМ	0.045		0.9Vdd	V
Internal reference voltage deviation	ΔV_{IREF}	CmRVM register values: 7FH to 80H (m = 0 to 2)			±2	LSB
		Other than above			±1	LSB
Response time	tcr, tcr	Input amplitude = ±100 mV		70	150	ns
Operation stabilization wait time ^{Note 1}	t CMP	$3.3~V \leq V_{\text{DD}} \leq 5.5~V$	1			μs
		$2.7 \text{ V} \leq \text{V}_{\text{DD}} < 3.3 \text{ V}$	3			μs
Reference voltage stabilization wait time	tvr	CVRE: 0 to 1 ^{Note 2}	10			μS

$(T_A = -40 \text{ to } +125^{\circ}\text{C})$	$2.7 V \leq AV_{REFP} = V_{DD} \leq 5.5 V. V_{S}$	$s = AV_{REFM} = 0 V$
(,	• • • • • • • • • • • • • • • • • • • •

- **Notes 1.** Time required until a state is entered where the DC and AC specifications of the comparator are satisfied after the operation of the comparator has been enabled (CMPnEN bit = 1: n = 0 to 5)
 - Enable comparator output (CnOE bit = 1; n = 0 to 5) after enabling operation of the internal reference voltage generator (by setting the CVREm bit to 1; m = 0 to 2) and waiting for the operation stabilization time to elapse.
- **Remark** These characteristics apply when AV_{REFP} is selected as the power supply source of the internal reference voltage by using the CVRVS0 bit, and when AV_{REFM} is selected as GND of the internal reference voltage by using the CVRVS1 bit.





3.8 Flash Memory Programming Characteristics

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
CPU/peripheral hardware clock frequency	fclk	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$	1		32	MHz
Number of code flash rewrites ^{Notes 1, 2, 3}	Cerwr	Retained for 20 years, $T_A = 85^{\circ}C^{Note 3, 4}$	1,000			Times
Number of data flash		Retained for 1 year, $T_A = 25^{\circ}C^{Note 3, 4}$		1,000,000		
rewrites ^{Notes 1, 2, 3}		Retained for 5 years, $T_A = 85^{\circ}C^{Note 3, 4}$	100,000			
		Retained for 20 years, $T_A = 85^{\circ}C^{Note 3, 4}$	10,000			

(TA = -40 to +105°C, 2.7 V \leq VDD \leq 5.5 V, Vss = 0 V)

- **Notes 1.** 1 erase + 1 write after the erase is regarded as 1 rewrite. The retaining years are until next rewrite after the rewrite.
 - 2. When using flash memory programmer and Renesas Electronics self programming library
 - **3.** These are the characteristics of the flash memory and the results obtained from reliability testing by Renesas Electronics Corporation.
 - 4. These are the average temperature of during the retainment.

3.9 Dedicated Flash Memory Programmer Communication (UART)

$T_A = -40$ to +105°C, 2.7 V \leq V_{DD} \leq 5.5 V, V_{SS} = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate		During serial programming	115.2 k		1 M	bps



4.2 30-pin Products

R5F107ACGSP#V0, R5F107AEGSP#V0, R5F107ACGSP#X0, R5F107AEGSP#X0, R5F107ACMSP#V0, R5F107AEMSP#V0, R5F107ACMSP#X0, R5F107AEMSP#X0

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-LSSOP30-0300-0.65	PLSP0030JB-B	S30MC-65-5A4-3	0.18



© 2012 Renesas Electronics Corporation. All rights reserved.

U

0.6±0.15

