# E·XFL



#### Welcome to E-XFL.COM

#### Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

#### Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

#### Details

Obsolete
ARM® Cortex®-A53
8 Core, 64-Bit
1.2GHz
Multimedia; NEON <sup>™</sup> SIMD
DDR4
No
·
10GbE (2), 1GbE (8)
SATA 6Gbps (1)
USB 3.0 + PHY (2)
1.2V
0°C ~ 105°C (TJ)
Secure Boot, TrustZone®
780-BFBGA
780-FBGA (23x23)
https://www.e-xfl.com/product-detail/nxp-semiconductors/ls1088asn7mqa

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# **Table of Contents**

1	Overv	iew
2	Pin as	signments
	2.1	780 BGA ball layout diagrams4
	2.2	Pinout list10
3	Electr	ical characteristics51
	3.1	Overall DC electrical characteristics
	3.2	General AC timing specifications
	3.3	Power sequencing
	3.4	Power-down requirements61
	3.5	Power characteristics
	3.6	Power-on ramp rate
	3.7	Input clocks
	3.8	RESET initialization timing specifications70
	3.9	Battery-backed security monitor interface
	3.10	DDR4 SDRAM controller72
	3.11	Dual universal asynchronous receiver/transmitter (DUART)
		interface77
	3.12	Enhanced secure digital host controller (eSDHC)79
	3.13	Ethernet interface (EMI, RGMII, and IEEE Std 1588)
	3.14	General purpose input/output (GPIO) interface
	3.15	Generic interrupt controller (GIC) interface101
	3.16	High-speed serial interfaces (HSSI)103

	3.17	I2C interface
	3.18	Integrated Flash Controller147
	3.19	JTAG interface
	3.20	Quad serial peripheral interface (QuadSPI) 169
	3.21	QUICC engine specifications
	3.22	Serial peripheral interface (SPI)179
	3.23	Universal serial bus (USB) interface
4	Hardv	vare design considerations
	4.1	Clock ranges
	4.2	Power supply design
5	Thern	nal
	5.1	Recommended thermal model188
	5.2	Temperature diode188
	5.3	Thermal management information
6	Packa	ge information191
	6.1	Package parameters for the FC-PBGA191
	6.2	Mechanical dimensions of the FC-PBGA191
7	Secur	ity fuse processor
8	Order	ing information193
	8.1	Part numbering nomenclature193
	8.2	Part marking 194
9	Revis	ion history195

Signal	Signal description	Package pin number	Pin type	Power supply	Notes
IFC_A03/GPIO1_19/ QSPI_B_CS0	IFC Address	D10	0	OV <sub>DD</sub>	1, 5
IFC_A04/GPIO1_20/ QSPI_B_CS1	IFC Address	C10	0	OV <sub>DD</sub>	1, 5
IFC_A05/GPIO1_21/ QSPI_B_SCK/cfg_dram_type	IFC Address	C11	0	OV <sub>DD</sub>	1, 4
IFC_A06/GPIO2_00/ IFC_WP1_B/QSPI_A_DATA0	IFC Address	D11	0	OV <sub>DD</sub>	1
IFC_A07/GPIO2_01/ IFC_WP2_B/QSPI_A_DATA1	IFC Address	C12	0	OV <sub>DD</sub>	1
IFC_A08/GPIO2_02/ IFC_WP3_B/QSPI_A_DATA2	IFC Address	D13	0	OV <sub>DD</sub>	1
IFC_A09/GPIO2_03/ IFC_RB2_B/IFC_CS_B4/ QSPI_A_DATA3	IFC Address	C13	0	OV <sub>DD</sub>	1
IFC_A10/GPIO2_04/ IFC_RB3_B/IFC_CS_B5/ QSPI_A_DQS	IFC Address	D14	0	OV <sub>DD</sub>	1
IFC_A11/GPIO2_05/ IFC_CS_B6/QSPI_B_DQS	IFC Address	C14	0	OV <sub>DD</sub>	1
IFC_AD00/GPIO1_00/ cfg_gpinput0	IFC Address / Data	B12	Ю	OV <sub>DD</sub>	4, 9
IFC_AD01/GPIO1_01/ cfg_gpinput1	IFC Address / Data	A11	IO	OV <sub>DD</sub>	4, 9
IFC_AD02/GPIO1_02/ cfg_gpinput2	IFC Address / Data	B11	IO	OV <sub>DD</sub>	4, 9
IFC_AD03/GPIO1_03/ cfg_gpinput3	IFC Address / Data	A10	IO	OV <sub>DD</sub>	4, 9
IFC_AD04/GPIO1_04/ cfg_gpinput4	IFC Address / Data	A9	Ю	OV <sub>DD</sub>	4, 9
IFC_AD05/GPIO1_05/ cfg_gpinput5	IFC Address / Data	B9	Ю	OV <sub>DD</sub>	4, 9
IFC_AD06/GPIO1_06/ cfg_gpinput6	IFC Address / Data	A8	Ю	OV <sub>DD</sub>	4, 9
IFC_AD07/GPIO1_07/ cfg_gpinput7	IFC Address / Data	B8	Ю	OV <sub>DD</sub>	4, 9
IFC_AD08/GPIO1_08/ cfg_rcw_src1	IFC Address / Data	A12	Ю	OV <sub>DD</sub>	4, 9
IFC_AD09/GPIO1_09/ cfg_rcw_src2	IFC Address / Data	A13	IO	OV <sub>DD</sub>	4, 9
IFC_AD10/GPIO1_10/ cfg_rcw_src3	IFC Address / Data	B14	Ю	OV <sub>DD</sub>	4, 9
IFC_AD11/GPIO1_11/ cfg_rcw_src4	IFC Address / Data	A14	Ю	OV <sub>DD</sub>	4, 9

 Table 1. Pinout list by bus (continued)

Table continues on the next page...

 Table 1. Pinout list by bus (continued)

Signal	Signal description	Package pin number	Pin type	Power supply	Notes
DIFF_SYSCLK_B	Single Source System Clock Differential (negative)	AB13	Ι	SV <sub>DD</sub>	20
RTC/GPIO3_30	Real Time Clock	F17	I	OV <sub>DD</sub>	1
SYSCLK	System Clock	G14	I	OV <sub>DD</sub>	
	DDR Clocki	ng			-
DDRCLK	DDR Controller Clock	J20	I	OV <sub>DD</sub>	
	DFT			1	•
JTAG_BSR_VSEL	Reserved	J19	Ι	OV <sub>DD</sub>	15
SCAN_MODE_B	Reserved	H19	I	OV <sub>DD</sub>	10
TBSCAN_EN_B	Test Boundary Scan Enable	F19	Ι	OV <sub>DD</sub>	6
TEST_SEL_B	Reserved	F20	Ι	OV <sub>DD</sub>	10
	JTAG				•
тск	Test Clock	E18	I	OV <sub>DD</sub>	
TDI	Test Data In	G17	Ι	OV <sub>DD</sub>	9
TDO	Test Data Out	E20	0	OV <sub>DD</sub>	2
TMS	Test Mode Select	G18	I	OV <sub>DD</sub>	9
TRST_B	Test Reset	E19	Ι	OV <sub>DD</sub>	9
	Analog Sign	als			•
D1_TPA	Reserved	F21	10		12
FA_ANALOG_G_V	Reserved	AG21	Ю		15
FA_ANALOG_PIN	Reserved	AD21	IO		15
TD1_ANODE	Thermal diode anode	J13	10		17
TD1_CATHODE	Thermal diode cathode	H13	Ю		17
TH_TPA	Reserved	H8	-	-	12
	SerDes 1				
SD1_IMP_CAL_RX	SerDes Receive Impedence Calibration	Y11	I	SV <sub>DD</sub>	11
SD1_IMP_CAL_TX	SerDes Transmit Impedance Calibration	AA6	Ι	XV <sub>DD</sub>	16
SD1_PLL1_TPA	SerDes PLL 1 Test Point Analog	AF12	0	AVDD_SD1_PLL1	12
SD1_PLL1_TPD	SerDes Test Point Digital	AF13	0	XV <sub>DD</sub>	12
SD1_PLL2_TPA	SerDes PLL 2 Test Point Analog	AF5	0	AVDD_SD1_PLL2	12
SD1_PLL2_TPD	SerDes Test Point Digital	AB5	0	XV <sub>DD</sub>	12
SD1_REF_CLK1_N         SerDes PLL 1 Reference Clock           Complement         Complement		AH13	Ι	SV <sub>DD</sub>	
SD1_REF_CLK1_P	SerDes PLL 1 Reference Clock	AG13	I	SV <sub>DD</sub>	
SD1_REF_CLK2_N	SerDes PLL 2 Reference Clock Complement	AB8	I	SV <sub>DD</sub>	

Table continues on the next page...

Signal	Signal description	Package pin number	Pin type	Power supply	Notes
G1VDD18	DDR supply	AA27		G1V <sub>DD</sub>	
G1VDD19	DDR supply	AC27		G1V <sub>DD</sub>	
G1VDD20	DDR supply	AE27		G1V <sub>DD</sub>	
G1VDD21	DDR supply	AG27		G1V <sub>DD</sub>	
G1VDD22	DDR supply	AH27		G1V <sub>DD</sub>	
SVDD1	SerDes transceiver supply	W7		SV <sub>DD</sub>	
SVDD2	SerDes transceiver supply	W8		SV <sub>DD</sub>	
SVDD3	SerDes transceiver supply	W9		SV <sub>DD</sub>	
SVDD4	SerDes transceiver supply	W10		SV <sub>DD</sub>	
SVDD5	SerDes transceiver supply	W13		SV <sub>DD</sub>	
SVDD6	SerDes transceiver supply	W14		SV <sub>DD</sub>	
SVDD7	SerDes transceiver supply	W15		SV <sub>DD</sub>	
SVDD8	SerDes transceiver supply	W16		SV <sub>DD</sub>	
XVDD1	SerDes transceiver supply	AC7		XV <sub>DD</sub>	
XVDD2	SerDes transceiver supply	AC9		XV <sub>DD</sub>	
XVDD3	SerDes transceiver supply	AC12		XV <sub>DD</sub>	
XVDD4	SerDes transceiver supply	AC14		XV <sub>DD</sub>	
XVDD5	SerDes transceiver supply	AC17		XV <sub>DD</sub>	
XVDD6	SerDes transceiver supply	AC20		XV <sub>DD</sub>	
FA_VL	Reserved	AB21		FA_VL	
PROG_MTR	Reserved	F13		PROG_MTR	
TA_PROG_SFP	SFP Fuse Programming Override supply	G13		TA_PROG_SFP	
TH_VDD	Thermal Monitor Unit supply	G8		TH_V <sub>DD</sub>	
VDD01	Supply for cores and platform	K14		V <sub>DD</sub>	
VDD02	Supply for cores and platform	K16		V <sub>DD</sub>	
VDD03	Supply for cores and platform	K18		V <sub>DD</sub>	
VDD04	Supply for cores and platform	K20		V <sub>DD</sub>	
VDD05	Supply for cores and platform	K22		V <sub>DD</sub>	
VDD06	Supply for cores and platform	L9		V <sub>DD</sub>	
VDD07	Supply for cores and platform	L11		V <sub>DD</sub>	
VDD08	Supply for cores and platform	L13		V <sub>DD</sub>	
VDD09	Supply for cores and platform	L15		V <sub>DD</sub>	
VDD10	Supply for cores and platform	L17		V <sub>DD</sub>	
VDD11	Supply for cores and platform	L19		V <sub>DD</sub>	
VDD12	Supply for cores and platform	L21		V <sub>DD</sub>	
VDD13	Supply for cores and platform	M10		V <sub>DD</sub>	
VDD14	Supply for cores and platform	M12		Vpp	

 Table 1. Pinout list by bus (continued)

Table continues on the next page...

Electrical characteristics

## 3.2 General AC timing specifications

This table provides AC timing specifications for the sections not covered under the specific interface sections.

Parameter	Symbol	Min	Мах	Unit	Note s			
Input signal rise and fall times	t <sub>R</sub> /t <sub>F</sub>	-	5	ns	1			
1. Rise time refers to signal transitions from 10% to 90% of Supply; fall time refers to transitions from 90% to 10% of supply								

 Table 5.
 AC Timing specifications

## 3.3 Power sequencing

The chip requires that its power rails be applied in a specific sequence in order to ensure proper device operation. For power up, these requirements are as follows:

- 1.  $AV_{DD}$ \_SDn\_PLL1,  $AV_{DD}$ \_SDn\_PLL2,  $EV_{DD}$ ,  $DV_{DD}$ ,  $LV_{DD}$ ,  $OV_{DD}$ ,  $SV_{DD}$ ,  $TV_{DD}$ ,  $XV_{DD}$ ,  $USB_HV_{DD}$ ,  $USB_SDV_{DD}$ ,  $USB_SV_{DD}$ . Drive TA\_PROG\_SFP = GND.
  - PORESET\_B input must be driven asserted and held during this step.
- $2. \ V_{DD}.$
- 3. G1V<sub>DD</sub>.

Items on the same line have no ordering requirement with respect to one another. Items on separate lines must be ordered sequentially such that voltage rails on a previous step must reach 90% of their value before the voltage rails on the current step reach 10% of their value.  $XV_{DD}$ ,  $AV_{DD}$ \_SD*n*\_PLL1, and  $AV_{DD}$ \_SD*n*\_PLL2 have no ordering requirement to any other supplies, and they can ramp up in any step.  $SV_{DD}$  should ramp up before VDD. Alternatively,  $V_{DD}$  may ramp up together with  $SV_{DD}$  provided that the relative timing between  $SV_{DD}$  and  $V_{DD}$  ramp up conforms to Figure 8 below.

All supplies must be at their stable values within 400 ms.

Negate PORESET\_B input when the required assertion/hold time has been met per RESET initialization timing specifications.

#### NOTE

- While  $V_{DD}$  is ramping up, leakage current might occur from  $V_{DD}$  through LS1088A to G1V<sub>DD</sub>.
- Ensure that SYSCLK is available as soon as power ramps up.
- Ramp rate requirements should be met per Table 11.

## 3.7.1.1 SYSCLK DC electrical characteristics

This table provides the SYSCLK DC characteristics.

Table 12.	SYSCLK DC	electrical	characteristics
-----------	-----------	------------	-----------------

Parameter	Symbol	Min	Typical	Max	Unit	Notes		
Input high voltage	V <sub>IH</sub>	0.7 X OV <sub>DD</sub>	—	—	V	1		
Input low voltage	V <sub>IL</sub>	—	—	0.3 X OV <sub>DD</sub>	V	1		
Input capacitance	C <sub>IN</sub>	—	7	12	pF	—		
Input current ( $V_{IN}$ = 0 V or $V_{IN}$ = OV <sub>DD</sub> )	I <sub>IN</sub>	—	—	± 50	μA	2		
Notes:								
1. The min $V_{IL}$ and max $V_{IH}$ values are based on the respective min and max $OV_{IN}$ values found in Table 3.								
2. At recommended operating conditions with OV <sub>DD</sub> = 1.8 V. See Table 3.								

## 3.7.1.2 SYSCLK AC timing specifications

This table provides the SYSCLK AC timing specifications.

Parameter/condition	Symbol	Min	Тур	Max	Unit	Notes
SYSCLK frequency	f <sub>SYSCLK</sub>	100.0	_	125/133.3	MHz	2, 6
SYSCLK cycle time	t <sub>SYSCLK</sub>	7.5	—	10.0	ns	1, 2
SYSCLK duty cycle	t <sub>KHK</sub> /t <sub>SYSCLK</sub>	40	_	60	%	2
SYSCLK slew rate	—	1	_	4	V/ns	3
SYSCLK peak period jitter	—	—	—	± 150	ps	—
SYSCLK jitter phase noise at -56 dBc	—	—	—	500	kHz	4
AC Input Swing Limits at 1.8 V OV <sub>DD</sub>	ΔV <sub>AC</sub>	1.08		1.8	V	_

Table 13. SYSCLK AC timing specifications<sup>1, 5</sup>

#### Notes:

1. **Caution:** The relevant clock ratio settings must be chosen such that the resulting SYSCLK frequencies do not exceed their respective maximum or minimum operating frequencies.

2. Measured at the rising edge and/or the falling edge at  $OV_{DD}/2$ .

3. Slew rate as measured from 0.35 x  $OV_{DD}$  to 0.65 x  $OV_{DD}$ .

4. Phase noise is calculated as FFT of TIE jitter.

5. At recommended operating conditions with  $OV_{DD} = 1.8$  V. See Table 3.

6. The 125 MHz max frequency is limited to parts with 1200 MHz CPU frequency. The 133 MHz max frequency can be used for parts with 1600 MHz and 1400 MHz CPU frequency.

**Electrical characteristics** 



Figure 13. DDR4 output timing diagram

# 3.11 Dual universal asynchronous receiver/transmitter (DUART) interface

This section describes the DC and AC electrical characteristics for the DUART interface.

## 3.11.1 DUART DC electrical characteristics

This table provides the DC electrical characteristics for the DUART interface when operating at  $DV_{DD} = 3.3$  V.

Parameter	Symbol	Min	Мах	Unit	Notes
Input high voltage	V <sub>IH</sub>	0.7 x DVDD	-	V	2
Input low voltage	V <sub>IL</sub>	-	0.2 x DVDD	V	2

Table 30. DUART DC electrical characteristics  $(DV_{DD} = 3.3 V)^{1}$ 

Table continues on the next page ...

		-		-			
Parameter	Symbol	Min	Max	Unit	Notes		
Input current ( $V_{IN} = 0V$ or $V_{IN} = DV_{DD}$ )	I <sub>IN</sub>	-50	50	μA	3		
Output high voltage (I <sub>OH</sub> = -2.0 mA)	V <sub>OH</sub>	2.4	-	V	-		
Output low voltage (I <sub>OL</sub> = 2.0 mA)	V <sub>OL</sub>	-	0.4	V	-		
1. For recommended operating conditions	, see Table 3.						
2. Note that the min $V_{IL}$ and max $V_{IH}$ values are based on the respective min and max $DV_{IN}$ values found in the Recommended Operating Conditions table.							
<ol> <li>Note that the symbol DV<sub>IN</sub> represents the input voltage of the supply referenced in the Recommended Operating Conditions table.</li> </ol>							

Table 30. DUART DC electrical characteristics  $(DV_{DD} = 3.3 \text{ V})^1$  (continued)

This table provides the DC electrical characteristics for the DUART interface when operating at  $DV_{DD} = 1.8$  V.

Table 31. DUART DC electrical characteristics  $(DV_{DD} = 1.8 V)^{1}$ 

Parameter	Symbol	Min	Max	Unit	Notes
Input high voltage	V <sub>IH</sub>	0.7 x DV <sub>DD</sub>	-	V	2
Input low voltage	VIL	-	0.3 x DV <sub>DD</sub>	V	2
Input current ( $V_{IN} = 0V$ or $V_{IN} = DV_{DD}$ )	I <sub>IN</sub>	-50	50	μA	3
Output high voltage (I <sub>OH</sub> = -0.5 mA)	V <sub>OH</sub>	1.35	-	V	-
Output low voltage (I <sub>OL</sub> = 0.5 mA)	V <sub>OL</sub>	-	0.4	V	-
1. For recommended operating conditions	, see Table 3.		•		
2. Note that the min V <sub>IL</sub> and max V <sub>IH</sub> value Recommended Operating Conditions table	es are based on e.	the respective min and	max DV <sub>IN</sub> values found	in the	

3. Note that the symbol DV<sub>IN</sub> represents the input voltage of the supply referenced in the Recommended Operating Conditions table.

#### **DUART AC timing specifications** 3.11.2

This table provides the AC timing specifications for the DUART interface.

Table 32. DUART AC timing specifications

Parameter	Symbol	Min	Max	Unit	Notes
Minimum baud rate	baud	f <sub>PLAT</sub> /(2 x 1,048,576)	-	baud	1, 2
Maximum baud rate	baud	-	f <sub>PLAT</sub> /(2 x 16)	baud	1, 3
1 for an refers to the internal platform clock					

t<sub>PLAT</sub> refers to the internal platform clock.

2. The middle of a start bit is detected as the 8th sampled 0 after the 1-to-0 transition of the start bit. Subsequent bit values are sampled each 16th sample.

3. The actual attainable baud rate is limited by the latency of interrupt processing.

#### Table 37. eSDHC AC timing specifications (DDR50/DDR)<sup>3</sup> (continued)

Parameter		Min	Max	Units	Notes
Notes:					
1. $C_{CARD} \le 10 \text{ pF}$ , (1 card).					
2. $C_L = C_{BUS} + C_{HOST} + C_{CARD} \le 20 \text{ pF}$ for MMC, $\le 25\text{pF}$ for Input Data of DDR50, $\le 30\text{pF}$ for Input CMD of DDR50.					).
3. For recommended operating conditions, see Table 3.					
4. Total clock duty cycle and data and clock skew on the board should	l be limited t	o 0.2ns.			
5. Total clock duty cycle and command and clock skew on the board s	hould be lim	nited to 0.3	ns.		

#### This figure provides the eSDHC DDR50/DDR mode input AC timing diagram.



Figure 20. eSDHC DDR50/DDR mode input AC timing diagram

This figure provides the eSDHC DDR50/DDR mode output AC timing diagram.

Table 42. EMI2 DC electrical characteristics  $(TV_{DD} = 2.5 V)^1$ 

Parameter Symbol		Min	Max	Unit	Notes
3. The symbol TV <sub>IN</sub> represents the input voltage of the supply referenced in Table 3.					
4. The symbol TV <sub>DD</sub> represents the input voltage of the supply referenced in Table 3.					

This table provides the EMI2 DC electrical characteristics when operating at  $TV_{DD} = 1.8$  V.

Table 43. EMI2 DC electrical characteristics  $(TV_{DD} = 1.8 V)^{1}$ 

Parameter	Symbol	Min	Max	Unit	Notes
Input high voltage	V <sub>IH</sub>	0.7 x TVDD	-	-	2
Input low voltage	V <sub>IL</sub>	-	0.3 x TVDD	-	2
Input current ( $V_{IN} = 0$ or $V_{IN} = TV_{DD}$ )	I <sub>IN</sub>	-50.0	50.0	-	3, 4
Output high voltage (TV <sub>DD</sub> = min, I <sub>OH</sub> = -0.5 mA)	V <sub>OH</sub>	1.35	-	-	4
Output low voltage (TV <sub>DD</sub> = min, $I_{OL} = 0.5$ mA)	V <sub>OL</sub>	-	0.4	-	4
1. For recommended operating conditions,	see Table 3.	•	•		-
2. The min $V_{IL}$ and max $V_{IH}$ values are based on the respective min and max $TV_{IN}$ values found in Table 3.					
3. The symbol $TV_{IN}$ represents the input vo	oltage of the su	pply referenced in Table	93.		
4. The symbol TV <sub>DD</sub> represents the input voltage of the supply referenced in Table 3.					

This table provides the EMI2 DC electrical characteristics when operating at  $TV_{DD} = 1.2$  V.

Table 44.	EMI2 DC electrical characteristics	$(TV_{DD} = 1.2 V)^{1}$
-----------	------------------------------------	-------------------------

Parameter	Symbol	Min	Max	Unit	Notes
Input high voltage	V <sub>IH</sub>	0.7 x TVDD	-	-	2
Input low voltage	VIL	-	0.2 x TVDD	-	2
Output low current (V <sub>OL</sub> = 0.2 V)	I <sub>OL</sub>	4.0	-	mA	-
Output high voltage (TV <sub>DD</sub> = min, $I_{OH}$ = -100 $\mu$ A)	V <sub>OH</sub>	1.0	-	V	3
Output low voltage (TV <sub>DD</sub> = min, $I_{OL}$ = 100 $\mu$ A)	V <sub>OL</sub>	-	0.2	V	3
Input capacitance	C <sub>IN</sub>	-	10.0	pF	-
	<b>T</b> 1 1 0				

1. For recommended operating conditions, see Table 3.

2. The min  $V_{IL}$  and max  $V_{IH}$  values are based on the respective min and max  $TV_{IN}$  values found in Table 3.

3. The symbol  $TV_{DD}$  represents the input voltage of the supply referenced in Table 3.



Figure 30. Receiver of SerDes reference clocks

The characteristics of the clock signals are as follows:

- The SerDes transceiver's core power supply voltage requirements (SV<sub>DD</sub>) are as specified in Table 3.
- The SerDes reference clock receiver reference circuit structure is as follows:
  - The SDn\_REF\_CLKn\_P and SDn\_REF\_CLKn\_N are internally AC-coupled differential inputs as shown in Figure 30. Each differential clock input (SDn\_REF\_CLKn\_P or SDn\_REF\_CLKn\_N) has on-chip 50-Ω termination to SGNDn followed by on-chip AC-coupling.
  - The external reference clock driver must be able to drive this termination.
  - The SerDes reference clock input can be either differential or single-ended. See the differential mode and single-ended mode descriptions in Signal terms definitions for detailed requirements.
- The maximum average current requirement also determines the common mode voltage range.
  - When the SerDes reference clock differential inputs are DC coupled externally with the clock driver chip, the maximum average current allowed for each input pin is 8 mA. In this case, the exact common mode input voltage is not critical as long as it is within the range allowed by the maximum average current of 8 mA because the input is AC-coupled on-chip.
  - This current limitation sets the maximum common mode input voltage to be less than  $0.4 \text{ V} (0.4 \text{ V} \div 50 = 8 \text{ mA})$  while the minimum common mode input level is 0.1 V above SGND*n*. For example, a clock with a 50/50 duty cycle can be produced by a clock driver with output driven by its current source from 0 mA to 16 mA (0-0.8 V), such that each phase of the differential input has a single-ended swing from 0 V to 800 mV with the common mode voltage at 400 mV.
  - If the device driving the SD*n*\_REF\_CLK*n*\_P and SD*n*\_REF\_CLK*n*\_N inputs cannot drive 50 Ω to SGND*n* DC or the drive strength of the clock driver chip exceeds the maximum input current limitations, it must be AC-coupled off-chip.
- The input amplitude requirement is described in detail in the following sections.

# 3.16.7.1 QSGMII clocking requirements for SDn\_REF\_CLKn\_P and SDn\_REF\_CLKn\_N

For more information on these specifications, see the SerDes reference clocks section of this data sheet.

### 3.16.7.2 **QSGMII DC electrical characteristics**

This table describes the QSGMII SerDes transmitter AC-coupled DC electrical characteristics. Transmitter DC characteristics are measured at the transmitter outputs (SDn\_TXn\_P and SDn\_TXn\_N).

Table 98. QSGMII transmitter DC electrical characteristics  $(XV_{DD} = 1.35 V)^{1}$ 

Parameter	Symbol	Min	Тур	Мах	Unit
Output differential voltage	V <sub>DIFF</sub>	400.0	-	900.0	mV
Differential resistance	T <sub>RD</sub>	80.0	100.0	120.0	Ω
1. For recommended operating conditions, see Table 3.					

This table defines the QSGMII receiver DC electrical characteristics.

#### Table 99. QSGMII receiver DC timing specifications $(SV_{DD} = 0.9 \text{ V} / 1.0 \text{ V})^1$

Parameter	Symbol	Min	Тур	Мах	Unit
Input differential voltage	V <sub>DIFF</sub>	100.0	-	900.0	mV
Differential resistance	R <sub>RDIN</sub>	80.0	100.0	120.0	Ω
1. For recommended operating conditions, see Table 3.					

## 3.16.7.3 QSGMII AC timing specifications

This table provides the QSGMII transmitter AC timing specifications.

#### Table 100. QSGMII transmitter AC timing specifications

Parameter	Symbol	Min	Тур	Мах	Unit
Transmitter baud rate	T <sub>BAUD</sub>	5.000-100ppm	5.0	5.000+100ppm	Gb/s
Uncorrelated high probability jitter	T <sub>UHPJ</sub>	-	-	0.15	UI p-p
Total jitter tolerance	J <sub>T</sub>	-	-	0.3	UI р-р

This table provides the QSGMII receiver AC timing specifications.

#### Electrical characteristics

The figure below shows the AC input timing diagram for input signals for the IFC-NOR interface. Here TRAD is a programmable delay parameter. See the IFC section of the chip reference manual for more information.



Figure 50. IFC-NOR interface input AC timings

The table below describes the output AC timing specifications of IFC-NOR interface.

Table 121. Integrated flash controller IFC-NOR interface output timing specifications  $(OV_{DD} = 1.8 \text{ V})^2$ 

Parameter	Symbol	Min	Max	Unit	Notes
Output delay	t <sub>IBKLOV2</sub>	-	±1.5	ns	1
NOTE:					
1. This effectively means that a signal change may appear anywhere within $\pm t_{IBKLOV2}$ (max) duration, from the point where it's expected to change.					
2. For recommended operating conditions, see Table 3.					

The figure below shows the AC timing diagram for IFC-NOR interface output signals. The timing specs have been illustrated here by taking timings between two signals, CS\_B and OE\_B as an example. In a read operation, OE\_B is supposed to change the TACO (a programmable delay; see the IFC section of the chip reference manual for more information) time after CS\_B. Because of the skew between the signals, OE\_B may change anywhere within the window of time defined by tIBKLOV2. This concept applies to other IFC-NOR interface output signals as well. The diagram is an example that shows the skew between any two chronological toggling signals as per the protocol. The list of IFC-NOR output signals is as follows: NRALE, NRAVD\_B, NRWE\_B, NROE\_B, CS\_B, AD (Address phase).



Figure 51. IFC-NOR interface output AC timings

### 3.18.2.4 IFC AC timing specifications (NAND)

The table below describes the input timing specifications of the IFC-NAND interface.

Table 122.	Integrated flash controller input timing specifications for NAND mode (OV <sub>DD</sub> =
	1.8 V) <sup>2</sup>

Parameter	Symbol	Min	Max	Unit	Notes		
Input setup	t <sub>IBIVKH3</sub>	(2 x t <sub>IP_CLK</sub> ) + 2	-	ns	1		
Input hold	t <sub>IBIXKH3</sub>	1	-	ns	1		
IFC_RB_B pulse width	t <sub>IBCH</sub>	2	-	t <sub>IP_CLK</sub>	1		
NOTE:							
1. t <sub>IP_CLK</sub> is the period of ip clock on which IFC is running.							
2. For recommended operating conditions, see Table 3.							

The figure below shows the AC input timing diagram for input signals of IFC-NAND interface. Here TRAD is a programmable delay parameter. See the IFC section of the chip reference manual for more information.



Figure 52. IFC-NAND interface input AC timings

NOTE

 $t_{IP\_CLK}$  is the period of ip clock (not the IFC\_CLK) on which IFC is running.

The table below describes the output AC timing specifications for the IFC-NAND interface.

Table 123. Integrated flash controller IFC-NAND interface output timing specifications  $(OV_{DD} = 1.8 \text{ V})^2$ 

Parameter	Symbol	Min	Max	Unit	Notes	
Output delay t <sub>IBKLOV3</sub> - ±1.5 ns				1		
NOTE:						
1. This effectively means that a signal change may appear anywhere within t <sub>IBKLOV3</sub> (min) to t <sub>IBKLOV3</sub> (max) duration, from the point where it's expected to change.						
2. For recommended operating conditions, see Table 3.						

The figure below shows the AC timing diagram for output signals of IFC-NAND interface. The timing specs are shown here by taking the timings between two signals, CS\_B and CLE as an example. CLE is supposed to change TCCST (a programmable delay; see the IFC section of the chip reference manual for more information) time after CS\_B. Because of the skew between the signals, CLE may change anywhere within window of time defined by  $t_{IBKLOV3}$ . This concept applies to other output signals of the IFC-NAND interface as well. The diagram is an example to show the skew between any two chronological toggling signals as per the protocol. The list of output signals is as follows: NDWE\_B, NDRE\_B, NDALE, WP\_B, NDCLE, CS\_B, AD.



Figure 53. IFC-NAND interface output AC timings

## 3.18.2.5 IFC-NAND SDR AC timing specifications

This table describes the AC timing specifications for the IFC-NAND SDR interface. These specifications are compliant to the SDR mode of the ONFI specification revision 3.0.

# Table 124. Integrated flash controller IFC-NAND SDR interface AC timing specifications (OVDD = 1.8 V) (continued)

Parameter	Symbol	I/O	Min	Max	Unit	Notes
Device reset time, measured from the falling edge of R/B_n to the rising edge of R/B_n.	t <sub>RST</sub> (raw NAND)	0	-	FTOCNT	t <sub>IP_CLK</sub>	Figure 63
Device reset time, measured from the falling edge of R/B_n to the rising edge of R/B_n.	t <sub>RST2</sub> (EZ NAND)	0	-	FTOCNT	t <sub>IP_CLK</sub>	Figure 63
(WE_n high or CLK rising edge) to SR[6] low	t <sub>WB</sub>	0	TWBE + TWH - 1500(ps)	TWBE + TWH + 1500(ps)	t <sub>IP_CLK</sub>	Figure 55
WE_n cycle time	t <sub>WC</sub>	0	TWP + TWH	TWP + TWH	t <sub>IP_CLK</sub>	Figure 64
WE_n high hold time	t <sub>WH</sub>	0	тwн	тwн	t <sub>IP_CLK</sub>	Figure 64
Command, address, or data input cycle to data output cycle	t <sub>WHR</sub>	0	TWHRE + TWH - 1500(ps)	TWHRE + TWH + 1500(ps)	t <sub>IP_CLK</sub>	Figure 65
WE_n pulse width	t <sub>WP</sub>	0	TWP	TWP	t <sub>IP_CLK</sub>	Figure 55
WP_n transition to command cycle	t <sub>ww</sub>	0	TWW - 1500(ps)	TWW + 1500(ps)	t <sub>IP_CLK</sub>	Figure 66
Data Input hold	t <sub>IBIXKH4</sub>	I	1	-	t <sub>IP_CLK</sub>	Figure 67
NOTE:						

1. t<sub>IP\_CLK</sub> is the clock period of the IP clock (on which the IFC IP is running). Note that that the IFC IP clock does not come out of the device.

This figure shows the t<sub>ADL</sub> timing.



Figure 54. t<sub>ADL</sub> timing

This figure shows the command cycle.

#### **Electrical characteristics**







Figure 73.  $t_{WB}$ ,  $t_{FEAT}$ ,  $t_{ITC}$ ,  $t_{RR}$  timings



Figure 74. t<sub>RHW</sub> timings



Figure 75.  $t_{WB}$  and  $t_{RST}$  timings

Parameter	Symbol	Min	Мах	Unit
Internal clock delay	t <sub>HIKHOV</sub>	0.0	5.5	-
External clock delay	t <sub>HEKHOV</sub>	1.0	13.0	ns
Internal clock high impedance	t <sub>нікнох</sub>	0.0	5.5	ns
External clock high impedance	t <sub>некнох</sub>	1.0	8.0	ns
Internal clock input setup time	t <sub>ниvкн</sub>	12.6	-	ns
External clock input setup time	t <sub>HEIVKH</sub>	4.0	-	ns
Internal clock input hold time	t <sub>HIIXKH</sub>	0.0	-	ns
External clock input hold time	t <sub>неіхкн</sub>	1.0	-	ns

Table 134. HDLC AC timing specifications

This table provides the input and output AC timing specifications for the synchronous UART protocols.

Parameter	Symbol	Min	Max	Unit
Internal clock delay	t <sub>HIKHOV</sub>	0.0	11.0	-
External clock delay	t <sub>HEKHOV</sub>	1.0	14.0	ns
Internal clock high impedance	tнікнох	0.0	11.0	ns
External clock high impedance	tнекнох	1.0	14.0	ns
Internal clock input setup time	t <sub>ниvкн</sub>	10.0	-	ns
External clock input setup time	t <sub>неіvкн</sub>	8.0	-	ns
Internal clock input hold time	tнихкн	0.0	-	ns
External clock input hold time	t <sub>неіхкн</sub>	1.0	-	ns

Table 135. Synchronous UART AC timing specifications

This figure shows the AC test load for the HDLC interface.



Figure 95. Package exploded, cross-sectional view-FC-PBGA (with lid)

The system board designer can choose between several types of heat sinks to place on the device. There are several commercially available thermal interfaces to choose from in the industry. Ultimately, the final selection of an appropriate heat sink depends on many factors, such as thermal performance at a given air velocity, spatial volume, mass, attachment method, assembly, and cost.

## 5.3.1 Internal package conduction resistance

For the package, the intrinsic internal conduction thermal resistance paths are as follows:

- The die junction-to-case thermal resistance
- The die junction-to-board thermal resistance

This figure shows the primary heat transfer path for a package with an attached heat sink mounted to a printed-circuit board.

#### **NOTES:**

- 1. All dimensions are in millimeters.
- 2. Dimensions and tolerances per ASME Y14.5M-1994.
- 3. Maximum solder ball diameter measured parallel to datum A.
- 4. Datum A, the seating plane, is determined by the spherical crowns of the solder balls.
- 5. Parallelism measurement shall exclude any effect of mark on top surface of package.
- 6. All dimensions are symmetric across the package center lines, unless dimensioned otherwise.
- 7. Pin 1 thru hole shall be centered within foot area.
- 8. 23.2 mm maximum package assembly (lid + laminate) X and Y.

## 7 Security fuse processor

This chip implements trust architecture 3.0, which supports capabilities such as secure boot. Use of the trust architecture features is dependent on programming fuses in the Security Fuse Processor (SFP). The details of the trust architecture and SFP can be found in the chip reference manual.

To program SFP fuses, the user is required to supply 1.8 V to the TA\_PROG\_SFP pin per Power sequencing. TA\_PROG\_SFP should only be powered for the duration of the fuse programming cycle, with a per device limit of two fuse programming cycles. All other times, TA\_PROG\_SFP should be connected to GND. The sequencing requirements for raising and lowering TA\_PROG\_SFP are shown in Power sequencing. To ensure device reliability, fuse programming must be performed within the recommended fuse programming temperature range per Table 3.

#### NOTE

Users not implementing the QorIQ platform's trust architecture features should connect TA\_PROG\_SFP to GND.

# 8 Ordering information

Contact your local NXP sales office or regional marketing team for order information.

## 8.1 Part numbering nomenclature

This table provides the NXP Layerscape platform part numbering nomenclature.