

#### Welcome to E-XFL.COM

#### Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

#### Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

#### Details

Product Status	Active
Core Processor	ARM® Cortex®-A53
Number of Cores/Bus Width	8 Core, 64-Bit
Speed	1.4GHz
Co-Processors/DSP	-
RAM Controllers	DDR4
Graphics Acceleration	· ·
Display & Interface Controllers	-
Ethernet	10GbE (2), 1GbE (8)
SATA	SATA 6Gbps (1)
USB	USB 3.0 (2) + PHY
Voltage - I/O	-
Operating Temperature	0°C ~ 105°C
Security Features	Secure Boot, TrustZone®
Package / Case	780-BFBGA, FCBGA
Supplier Device Package	780-FBGA (23x23)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/ls1088asn7pta

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## 2.1 780 BGA ball layout diagrams

This figure shows the complete view of the LS1088A BGA ball map diagram. Figure 3, Figure 4, Figure 5, and Figure 6 show quadrant views.



### Figure 2. Complete BGA Map for the LS1088A

Signal	Signal description	Package pin number	Pin type	Power supply	Notes
IFC_A03/GPIO1_19/ QSPI_B_CS0	IFC Address	D10	0	OV <sub>DD</sub>	1, 5
IFC_A04/GPIO1_20/ QSPI_B_CS1	IFC Address	C10	0	OV <sub>DD</sub>	1, 5
IFC_A05/GPIO1_21/ QSPI_B_SCK/cfg_dram_type	IFC Address	C11	0	OV <sub>DD</sub>	1, 4
IFC_A06/GPIO2_00/ IFC_WP1_B/QSPI_A_DATA0	IFC Address	D11	0	OV <sub>DD</sub>	1
IFC_A07/GPIO2_01/ IFC_WP2_B/QSPI_A_DATA1	IFC Address	C12	0	OV <sub>DD</sub>	1
IFC_A08/GPIO2_02/ IFC_WP3_B/QSPI_A_DATA2	IFC Address	D13	0	OV <sub>DD</sub>	1
IFC_A09/GPIO2_03/ IFC_RB2_B/IFC_CS_B4/ QSPI_A_DATA3	IFC Address	C13	0	OV <sub>DD</sub>	1
IFC_A10/GPIO2_04/ IFC_RB3_B/IFC_CS_B5/ QSPI_A_DQS	IFC Address	D14	0	OV <sub>DD</sub>	1
IFC_A11/GPIO2_05/ IFC_CS_B6/QSPI_B_DQS	IFC Address	C14	0	OV <sub>DD</sub>	1
IFC_AD00/GPIO1_00/ cfg_gpinput0	IFC Address / Data	B12	Ю	OV <sub>DD</sub>	4, 9
IFC_AD01/GPIO1_01/ cfg_gpinput1	IFC Address / Data	A11	IO	OV <sub>DD</sub>	4, 9
IFC_AD02/GPIO1_02/ cfg_gpinput2	IFC Address / Data	B11	Ю	OV <sub>DD</sub>	4, 9
IFC_AD03/GPIO1_03/ cfg_gpinput3	IFC Address / Data	A10	IO	OV <sub>DD</sub>	4, 9
IFC_AD04/GPIO1_04/ cfg_gpinput4	IFC Address / Data	A9	Ю	OV <sub>DD</sub>	4, 9
IFC_AD05/GPIO1_05/ cfg_gpinput5	IFC Address / Data	B9	Ю	OV <sub>DD</sub>	4, 9
IFC_AD06/GPIO1_06/ cfg_gpinput6	IFC Address / Data	A8	Ю	OV <sub>DD</sub>	4, 9
IFC_AD07/GPIO1_07/ cfg_gpinput7	IFC Address / Data	B8	Ю	OV <sub>DD</sub>	4, 9
IFC_AD08/GPIO1_08/ cfg_rcw_src1	IFC Address / Data	A12	IO	OV <sub>DD</sub>	4, 9
IFC_AD09/GPIO1_09/ cfg_rcw_src2	IFC Address / Data	A13	IO	OV <sub>DD</sub>	4, 9
IFC_AD10/GPIO1_10/ cfg_rcw_src3	IFC Address / Data	B14	Ю	OV <sub>DD</sub>	4, 9
IFC_AD11/GPIO1_11/ cfg_rcw_src4	IFC Address / Data	A14	Ю	OV <sub>DD</sub>	4, 9

 Table 1. Pinout list by bus (continued)

Signal	Signal description	Package pin number	Pin type	Power supply	Notes					
USB1_RESREF	USB PHY Impedance Calibration	G3	Ю	-						
USB1_RX_M	USB PHY SS Receive Data (-)	E4	Ι	-						
USB1_RX_P	USB PHY SS Receive Data (+)	E3	I	-						
USB1_TX_M	USB PHY SS Transmit Data (-)	F2	0	-						
USB1_TX_P	USB PHY SS Transmit Data (+)	F1	0	-						
USB1_VBUS	USB PHY VBUS	E7	Ι	-						
USB PHY 2										
USB2_D_M	USB PHY HS Data (-)	C6	10	-						
USB2_D_P	USB PHY HS Data (+)	D6	IO	-						
USB2_ID	USB PHY ID Detect	D5	Ι	-						
USB2_RESREF	USB PHY Impedance Calibration	G4	Ю	-						
USB2_RX_M	USB PHY SS Receive Data (-)	C4	Ι	-						
USB2_RX_P	USB PHY SS Receive Data (+)	C3	Ι	-						
USB2_TX_M	USB PHY SS Transmit Data (-)	D2	0	-						
USB2_TX_P	USB PHY SS Transmit Data (+)	D1	0	-						
USB2_VBUS	USB PHY VBUS	C7	I	-						
	USB1 and	2								
USB2_DRVVBUS/ <b>IIC3_SCL</b> / GPIO4_28/EVT5_B/BRGO4/ CLK11	DRV VBus	L4	0	DV <sub>DD</sub>	1					
USB2_PWRFAULT/ <b>IIC3_SDA</b> / GPIO4_29/EVT6_B/BRGO1/ CLK12_CLK8	PWR Fault	M4	I	DV <sub>DD</sub>	1					
USB_DRVVBUS/GPIO4_02	USB_DRVVBUS	H6	0	DV <sub>DD</sub>	1					
USB_PWRFAULT/GPIO4_03	USB_PWRFAULT	G6	I	DV <sub>DD</sub>	1					
	Ethernet Managemen	t Interface 1		•						
EMI1_MDC/GPIO4_00	Management Data Clock	AG2	0	LV <sub>DD</sub>	1, 13					
EMI1_MDIO/GPIO4_01	Management Data In/Out	AF2	Ю	LV <sub>DD</sub>	13					
Ethernet Management Interface 2										
EMI2_MDC/GPIO2_20	Management Data Clock	AH4	0	TV <sub>DD</sub>	1					
EMI2_MDIO/GPIO2_21	Management Data In/Out	AH3	Ю	TV <sub>DD</sub>						
Ethernet Controller 1										
EC1_GTX_CLK/GPIO2_27	Transmit Clock Out	W4	0	LV <sub>DD</sub>	1					
EC1_GTX_CLK125/GPIO2_28	Reference Clock	AC3	I	LV <sub>DD</sub>	1					
EC1_RXD0/GPIO4_12	Receive Data	AA2	I	LV <sub>DD</sub>	1					
EC1_RXD1/GPIO4_11	Receive Data	AA1	Ι	LV <sub>DD</sub>	1					

Table 1. Pinout list by bus (continued)

Signal	Signal description	Package	Pin	Power supply	Notes
		number	type		
GND031	Core, Platform and PLL Ground	E21			
GND032	Core, Platform and PLL Ground	E26			
GND033	Core, Platform and PLL Ground	F3			
GND034	Core, Platform and PLL Ground	F4			
GND035	Core, Platform and PLL Ground	F7			
GND036	Core, Platform and PLL Ground	F14			
GND037	Core, Platform and PLL Ground	F16			
GND038	Core, Platform and PLL Ground	F18			
GND039	Core, Platform and PLL Ground	F24			
GND040	Core, Platform and PLL Ground	G1			
GND041	Core, Platform and PLL Ground	G2			
GND042	Core, Platform and PLL Ground	G9			
GND043	Core, Platform and PLL Ground	G10			
GND044	Core, Platform and PLL Ground	G11			
GND045	Core, Platform and PLL Ground	G21			
GND046	Core, Platform and PLL Ground	G26			
GND047	Core, Platform and PLL Ground	H3			
GND048	Core, Platform and PLL Ground	H4			
GND049	Core, Platform and PLL Ground	H5			
GND050	Core, Platform and PLL Ground	H14			
GND051	Core, Platform and PLL Ground	H15			
GND052	Core, Platform and PLL Ground	H16			

Table 1. Pinout list by bus (continued)

Signal	Signal description	Package pin number	Pin type	Power supply	Notes
VDD15	Supply for cores and platform	M14		VDD	 
VDD16	Supply for cores and platform	M16		V <sub>DD</sub>	
VDD17	Supply for cores and platform	M18		V <sub>DD</sub>	
VDD18	Supply for cores and platform	M20		V <sub>DD</sub>	
VDD19	Supply for cores and platform	N9		V <sub>DD</sub>	
VDD20	Supply for cores and platform	N11		V <sub>DD</sub>	
VDD21	Supply for cores and platform	N13		V <sub>DD</sub>	
VDD22	Supply for cores and platform	N15		V <sub>DD</sub>	
VDD23	Supply for cores and platform	N17		V <sub>DD</sub>	
VDD24	Supply for cores and platform	N19		V <sub>DD</sub>	
VDD25	Supply for cores and platform	N21		V <sub>DD</sub>	
VDD26	Supply for cores and platform	P8		V <sub>DD</sub>	
VDD27	Supply for cores and platform	P10		V <sub>DD</sub>	
VDD28	Supply for cores and platform	P12		V <sub>DD</sub>	
VDD29	Supply for cores and platform	P14		V <sub>DD</sub>	
VDD30	Supply for cores and platform	P16		V <sub>DD</sub>	
VDD31	Supply for cores and platform	P18		V <sub>DD</sub>	
VDD32	Supply for cores and platform	P20		V <sub>DD</sub>	
VDD33	Supply for cores and platform	R9		V <sub>DD</sub>	
VDD34	Supply for cores and platform	R11		V <sub>DD</sub>	
VDD35	Supply for cores and platform	R13		V <sub>DD</sub>	
VDD36	Supply for cores and platform	R15		V <sub>DD</sub>	
VDD37	Supply for cores and platform	R17		V <sub>DD</sub>	
VDD38	Supply for cores and platform	R19		V <sub>DD</sub>	
VDD39	Supply for cores and platform	Т8		V <sub>DD</sub>	
VDD40	Supply for cores and platform	T10		V <sub>DD</sub>	
VDD41	Supply for cores and platform	T12		V <sub>DD</sub>	
VDD42	Supply for cores and platform	T14		V <sub>DD</sub>	
VDD43	Supply for cores and platform	T16		V <sub>DD</sub>	
VDD44	Supply for cores and platform	T18		V <sub>DD</sub>	
VDD45	Supply for cores and platform	T20		V <sub>DD</sub>	
VDD46	Supply for cores and platform	U9		V <sub>DD</sub>	
VDD47	Supply for cores and platform	U11		V <sub>DD</sub>	
VDD48	Supply for cores and platform	U13		V <sub>DD</sub>	
VDD49	Supply for cores and platform	U15		V <sub>DD</sub>	
VDD50	Supply for cores and platform	U17		V <sub>DD</sub>	
VDD51	Supply for cores and platform	U19		V <sub>DD</sub>	
VDD52	Supply for cores and platform	U21		V <sub>DD</sub>	

Table 1. Pinout list by bus (continued)

Characteristic		Symbol	Min	Max	Unit	Notes
DUART1/2, I <sup>2</sup> C, DMA, QE, (IRQ 3/4/5/6/7/8/9/10), USI PWRFAULT)	GPIO3, GPIO4, GIC B control (DRVVBUS,	DV <sub>DD</sub>	-0.3	3.63; 1.98	V	9
eSDHC[0-3]/CLK/CMD, GF	PIO3	EV <sub>DD</sub>	-0.3	3.63; 1.98	V	—
DDR4 DRAM I/O voltage		G1V <sub>DD</sub>	-0.3	1.32	V	—
Main power supply for inter and pad power supply for \$ DIFF_SYSCLK	rnal circuitry of SerDes SerDes receivers and	SV <sub>DD</sub>	-0.3	1.1	V	—
Pad power supply for SerD	es transmitter	XV <sub>DD</sub>	-0.3	1.48	V	—
Ethernet interface 1/2, Ethe interface 1 (EMI1), TSEC_ GIC (IRQ11)	ernet management 1588, GPIO2, GPIO4,	LV <sub>DD</sub>	-0.3	2.75; 1.98	V	—
Ethernet management inte	rface 2 (EMI2), GPIO2	TV <sub>DD</sub>	-0.3	2.75; 1.98; 1.32	V	_
USB PHY Transceiver sup	ply voltage	USB_HV <sub>DD</sub>	-0.3	3.63	V	10
		USB_SDV <sub>DD</sub>	-0.3	1.1	V	11
		USB_SV <sub>DD</sub>	-0.3	1.1	V	12
Battery Backed Security Monitor supply		TA_BB_V <sub>DD</sub>	-0.3	1.1	V	—
Input voltage DDR4 DRAM sig	DDR4 DRAM signals	MV <sub>IN</sub>	-0.3	G1V <sub>DD</sub> + 0.3	V	2
	SerDes interface and DIFF_SYSCLK	SV <sub>IN</sub>	-0.3	-0.3 to (SV <sub>DD</sub> + 0.3)	V	5
Ethernet interface 1/2 Ethernet managemen interface 1 (EMI1), TSEC_1588, GPIO2, GPIO4, GIC (IRQ11)	Ethernet interface 1/2, Ethernet management interface 1 (EMI1), TSEC_1588, GPIO2, GPIO4, GIC (IRQ11)	LV <sub>IN</sub>	-0.3	LV <sub>DD</sub> + 0.3	V	4, 5
	IFC, SPI, GIC (IRQ 0/1/2), Tamper_Detect, System control and power management, SYSCLK, DDR_CLK, GPIO3, GPIO2, GPIO1, eSDHC[4-7]/VS/ DAT123_DIR/ DAT0_DIR/CMD_DIR/ SYNC), Debug, JTAG, RTC, POR signals	OV <sub>IN</sub>	-0.3	OV <sub>DD</sub> + 0.3	V	3, 5
	eSDHC[0-3]/CLK/ CMD, GPIO3	EV <sub>IN</sub>	-0.3	EV <sub>DD</sub> + 0.3	V	5, 6, 7
	DUART1/2, I <sup>2</sup> C, DMA,	DV <sub>IN</sub>	-0.3	$DV_{DD} + 0.3$	V	5, 6, 9

 Table 2. Absolute maximum ratings<sup>1</sup> (continued)

Table continues on the next page ...

QE, GPIO3, GPIO4,

GIC (IRQ

## 3.13.1.1 Ethernet management interface 1 (EMI1)

This section describes the electrical characteristics for the EMI1 interface.

The EMI1 interface timing is compatible with IEEE Std 802.3<sup>TM</sup> clause 22.

## 3.13.1.1.1 EMI1 DC electrical characteristics

This section describes the DC electrical characteristics for EMI1\_MDIO and EMI1\_MDC. The pins are available on  $LV_{DD}$ . For operating voltages, see the Recommended operating conditions table.

This table provides the EMI1 DC electrical characteristics when operating at  $LV_{DD} = 2.5$  V.

Parameter	Symbol	Min	Max	Unit	Notes		
Input high voltage	V <sub>IH</sub>	0.7 x LVDD	-	V	2		
Input low voltage	V <sub>IL</sub>	-	0.2 x LVDD	V	2		
Input current ( $V_{IN} = 0$ or $V_{IN} = LV_{DD}$ )	I <sub>IN</sub>	-50.0	50.0	μA	3, 4		
Output high voltage ( $LV_{DD}$ = min, $I_{OH}$ = -1.0 mA)	V <sub>OH</sub>	2.0	-	V	4		
Output low voltage ( $LV_{DD}$ = min, $I_{OL}$ = 1.0 mA)	V <sub>OL</sub>	-	0.4	V	4		
1. For recommended operating conditions,	see Table 3.		•	•			
2. The min $V_{IL}$ and max $V_{IH}$ values are based on the respective min and max $LV_{IN}$ values found in Table 3.							
3. The symbol LV <sub>IN</sub> represents the input voltage of the supply referenced in Table 3.							
4. The symbol $LV_{DD}$ represents the input ve	oltage of the su	pply referenced in Table	e 3.				

Table 39. EMI1 DC electrical characteristics  $(LV_{DD} = 2.5 V)^{1}$ 

This table provides the EMI1 DC electrical characteristics when operating at  $LV_{DD} = 1.8$  V.

Table 40. EMI1 DC electrical characteristics  $(LV_{DD} = 1.8 V)^1$ 

Parameter	Symbol	Min	Max	Unit	Notes
Input high voltage	V <sub>IH</sub>	0.7 x LVDD	-	-	2
Input low voltage	V <sub>IL</sub>	-	0.3 x LVDD	-	2
Input current ( $V_{IN} = 0$ or $V_{IN} = LV_{DD}$ )	I <sub>IN</sub>	-50.0	50.0	-	3, 4
Output high voltage (LV <sub>DD</sub> = min, I <sub>OH</sub> = -0.5 mA)	V <sub>OH</sub>	1.35	-	-	4
Output low voltage ( $LV_{DD}$ = min, $I_{OL}$ = 0.5 mA)	V <sub>OL</sub>	-	0.4	-	4

1. For recommended operating conditions, see Table 3.

2. The min  $V_{IL}$  and max  $V_{IH}$  values are based on the respective min and max  $LV_{IN}$  values found in Table 3.

Parameter	Symbol	Min	Max	Unit	Notes		
Input current ( $V_{IN} = 0V$ or $V_{IN} = DV_{DD}$ )	I <sub>IN</sub>	-	±50	μA	3		
Output high voltage (DV <sub>DD</sub> = min, I <sub>OH</sub> = -0.5 mA)	V <sub>OH</sub>	1.35	-	V	-		
Output low voltage (DV <sub>DD</sub> = min, $I_{OL} = 0.5$ mA)	V <sub>OL</sub>	-	0.4	V	-		
1. For recommended operating conditions, see Table 3.							
2. The min $V_{IL}$ and max $V_{IH}$ values are based on the respective min and max DV <sub>IN</sub> values found in Table 3.							
3. The symbol DV <sub>IN</sub> represents the input voltage of the supply referenced in Table 3.							

This table provides the DC electrical characteristics for the GIC interface operating at  $LV_{DD} = 2.5 V.$ 

Table 61. GIC DC electrical characteristics  $(LV_{DD} = 2.5 V)^1$ 

Parameter	Symbol	Min	Max	Unit	Notes		
Input high voltage	V <sub>IH</sub>	0.7 x LV <sub>DD</sub>	-	V	2		
Input low voltage	V <sub>IL</sub>	-	0.2 x LV <sub>DD</sub>	V	2		
Input current ( $V_{IN} = 0V$ or $V_{IN} = LV_{DD}$ )	I <sub>IN</sub>	-	±50	μA	3		
Output high voltage ( $LV_{DD} = min$ , $I_{OH} = -1$ mA)	V <sub>OH</sub>	2.0	-	V	-		
Output low voltage ( $LV_{DD} = min$ , $I_{OL} = 1$ mA)	V <sub>OL</sub>	-	0.4	V	-		
1. For recommended operating conditions, see Table 3.							
2. The min $V_{IL}$ and max $V_{IH}$ values are based on the respective min and max $LV_{IN}$ values found in Table 3.							
3. The symbol LV <sub>IN</sub> represents the input voltage of the supply referenced in Table 3.							

This table provides the DC electrical characteristics for the GIC interface operating at  $O/LV_{DD} = 1.8 \text{ V}.$ 

Table 62. GIC DC electrical characteristics  $(O/LV_{DD} = 1.8 V)^{1}$ 

Parameter	Symbol	Min	Max	Unit	Notes		
Input high voltage	V <sub>IH</sub>	0.7 x O/LV <sub>DD</sub>	-	V	2		
Input low voltage	V <sub>IL</sub>	-	0.3 x O/LV <sub>DD</sub>	V	2		
Input current ( $V_{IN} = 0V$ or $V_{IN} = O/LV_{DD}$ )	I <sub>IN</sub>	-	±50	μA	3		
Output high voltage (O/LV <sub>DD</sub> = min, $I_{OH}$ = -0.5 mA)	V <sub>OH</sub>	1.35	-	V	-		
Output low voltage (O/LV <sub>DD</sub> = min, $I_{OL}$ = 0.5 mA)	V <sub>OL</sub>	-	0.4	V	-		
1. For recommended operating conditions, see Table 3.							
2. The min $V_{IL}$ and max $V_{IH}$ values are based on the respective min and max O/LV <sub>IN</sub> values found in Table 3.							
3. The symbol O/LV $_{\rm IN}$ represents the input	voltage of the s	supply referenced in Tal	ole 3.				

### QorlQ LS1088A Data Sheet, Rev. 0, 01/2018

- PCI Express
- Serial ATA (SATA) interface
- SGMII interface
- QSGMII interface
- XFI interface

Note that an external AC-coupling capacitor is required for the above serial transmission protocols with the capacitor value defined in the specification of each protocol section.

## 3.16.4 PCI Express

This section describes the clocking dependencies, as well as the DC and AC electrical specifications for the PCI Express bus.

## 3.16.4.1 Clocking dependencies

The ports on the two ends of a link must transmit data at a rate that is within 600 ppm of each other at all times. This is specified to allow bit rate clock sources with a  $\pm 300$  ppm tolerance.

# 3.16.4.2 PCI Express clocking requirements for SD2\_REF\_CLKn\_P and SD2\_REF\_CLKn\_N

SerDes 2 (SD2\_REF\_CLK[1:2]\_P and SD2\_REF\_CLK[1:2]\_N) may be used for various SerDes PCI Express configurations based on the RCW configuration field SRDS\_PRTCL. PCI Express is supported on SerDes 2.

For more information on these specifications, see SerDes reference clocks.

## 3.16.4.3 PCI Express DC physical layer specifications

This section contains the DC specifications for the physical layer of PCI Express on this chip.

## 3.16.4.3.1 PCI Express DC physical layer transmitter specifications

This section discusses the PCI Express DC physical layer transmitter specifications for 2.5 GT/s, 5 GT/s, and 8 GT/s.

This table defines the PCI Express 2.0 (2.5 GT/s) DC specifications for the differential output at all transmitters. The parameters are specified at the component pins.

QorlQ LS1088A Data Sheet, Rev. 0, 01/2018

# Table 71. PCI Express 2.0 (5 GT/s) differential receiver input DC specifications (SV<sub>DD</sub> = 0.9V/1.0 V)<sup>4</sup> (continued)

Parameter	Symbol	Min	Тур	Max	Units	Notes				
Notes:										
1. Measured at the package pins with a test load of 50 $\Omega$ to GND on each pin.										
2. Impedance during all LTSSM states. When transitioning from a fundamental reset to detect (the initial state of the LTSSM) there is a 5 ms transition time before receiver termination values must be met on all unconfigured lanes of a port.										
3. The receiver DC common mode impedance that exists when no power is present or fundamental reset is asserted. This helps ensure that the receiver detect circuit does not falsely assume a receiver is powered on when it is not. This term must be measured at 300 mV above the receiver ground.										
4. For recommended operating conditions, see Table 3.										

This table defines the DC characteristics for the PCI Express 3.0 (8 GT/s) differential input at all receivers. The parameters are specified at the component pins.

# Table 72. PCI Express 3.0 (8 GT/s) differential receiver input DC characteristics (SV<sub>DD</sub> = 0.9V/1.0 V)<sup>6</sup>

Characteristic	Symbol	Min	Тур	Max	Units	Notes
DC differential input impedance	Z <sub>RX-DIFF-DC</sub>	80	100	120	Ω	Receiver DC differential mode impedance. See Note 2
DC input impedance	Z <sub>RX-DC</sub>	40	50	60	Ω	Required receiver D+ as well as D- DC Impedance ( $50 \pm 20\%$ tolerance). See Notes 1 and 2.
Powered down DC input impedance	Z <sub>RX-HIGH-IMP-DC</sub>	50	_	_	kΩ	Required receiver D+ as well as D- DC Impedance when the receiver terminations do not have power. See Note 3.
Generator launch voltage	V <sub>RX-LAUNCH-8G</sub>	—	800	—	mV	Measured at TP1 per PCI Express base spec. rev 3.0
Eye height (-20dB Channel)	V <sub>RX-SV-8G</sub>	25	_	_	mV	Measured at TP2P per PCI Express base spec. rev 3.0. See Notes 4, 5
Eye height (-12dB Channel)	V <sub>RX-SV-8G</sub>	50	_	_	mV	Measured at TP2P per PCI Express base spec. rev 3.0. See Notes 4, 5
Eye height (-3dB Channel)	V <sub>RX-SV-8G</sub>	200	_	_	mV	Measured at TP2P per PCI Express base spec. rev 3.0. See Notes 4, 5
Electrical idle detect threshold	V <sub>RX-IDLE-DET-</sub> DIFFp-p	65	_	175	mV	$V_{RX-IDLE-DET-DIFFp-p} = 2 \times  V_{RX-D+} - V_{RX-D-} $
						Measured at the package pins of the receiver

#### Notes:

1. Measured at the package pins with a test load of 50  $\Omega$  to GND on each pin.

2. Impedance during all LTSSM states. When transitioning from a fundamental reset to detect (the initial state of the LTSSM) there is a 5 ms transition time before receiver termination values must be met on all unconfigured lanes of a port.

3. The receiver DC common mode impedance that exists when no power is present or fundamental reset is asserted. This helps ensure that the receiver detect circuit does not falsely assume a receiver is powered on when it is not. This term must be measured at 300 mV above the receiver ground.

#### QorIQ LS1088A Data Sheet, Rev. 0, 01/2018

 Table 96.
 SGMII transmit AC timing specifications<sup>4</sup> (continued)

Parameter	Symbol	Min	Тур	Max	Unit	Notes				
Notes:										
1. Each UI is 800 ps ± 100 ppm or 320 ps ± 100 ppm.										
2. See Figure 42 for single frequency sinus	soidal jitter m	easurements.								
3. The external AC coupling capacitor is required. It is recommended that it be placed near the device transmitter output.										
4. For recommended operating conditions, see Table 3.										

### 3.16.6.3.2 SGMII AC measurement details

Transmitter and receiver AC characteristics are measured at the transmitter outputs  $(SDn_TXn_P \text{ and } SDn_TXn_N)$  or at the receiver inputs  $(SDn_RXn_P \text{ and } SDn_RXn_N)$  respectively, as shown in this figure.



Figure 41. SGMII AC test/measurement load

### 3.16.6.3.3 SGMII and SGMII 2.5 G receiver AC timing specifications

This table provides the SGMII and SGMII 2.5 G receiver AC timing specifications. The AC timing specifications do not include RefClk jitter. Source synchronous clocking is not supported. Clock is recovered from the data.

Parameter	Symbol	Min	Тур	Мах	Unit	Notes
Deterministic jitter tolerance	J <sub>D</sub>	-	-	0.37	UI p-p	1
Combined deterministic and random jitter tolerance	J <sub>DR</sub>	-	-	0.55	UI p-p	1
Total jitter tolerance	J <sub>T</sub>	-	-	0.65	UI p-p	1, 2

Table 97. SGMII receiver AC timing specifications<sup>3</sup>

## 3.16.8.3 XFI AC timing specifications

## NOTE

The AC specifications do not include RefClk jitter.

This table defines the XFI transmitter AC timing specifications.

Parameter	Symbol	Min	Тур	Мах	Unit
Transmitter baud Rate	T <sub>BAUD</sub>	10.3125-100ppm	10.3125	10.3125+100ppm	Gb/s
Unit Interval	UI	-	96.96	-	ps
Deterministic jitter	DJ	-	-	0.15	UI p-p
Total jitter tolerance	TJ	-	-	0.3	UI р-р

This table defines the XFI receiver AC timing specifications. RefClk jitter is not included.

Table 105. XFI receiver AC timing specifications

Parameter	Symbol	Min	Тур	Мах	Unit	Notes
Unit Interval	UI	-	96.96	-	ps	-
Receiver baud rate	R <sub>BAUD</sub>	10.3125-100ppm	10.3125	10.3125+100ppm	Gb/s	-
Total non-EQJ jitter	T <sub>NON-EQJ</sub>	-	-	0.45	UI p-p	1
Total jitter tolerance	TJ	-	-	0.65	UI p-p	1, 2

1. The total jitter (TJ) consists of Random Jitter (RJ), Duty Cycle Distortion (DCD), Periodic Jitter (PJ), and Inter-Symbol Interference (ISI). Non-EQJ jitter can include duty cycle distortion (DCD), random jitter (RJ), and periodic jitter (PJ). Non-EQJ jitter is uncorrelated to the primary data stream with exception of the DCD and so cannot be equalized by the receiver under test. It can exhibit a wide spectrum. Non - EQJ = TJ - ISI = RJ + DCD + PJ.

2. The XFI channel has a loss budget of 9.6 dB @5.5GHz. The channel loss including connector @ 5.5GHz is 6dB. The channel crosstalk and reflection margin is 3.6dB. Manual tuning of TX Equalization and amplitude will be required for performance optimization.

This figure shows the sinusoidal jitter tolerance of XFI receiver.

The table below describes the output AC timing specifications for the IFC-GPCM and IFC-GASIC interfaces.

# Table 119. Integrated flash controller IFC-GPCM and IFC-GASIC interface output timing specifications $(OV_{DD} = 1.8 \text{ V})^2$

Parameter	Symbol	Min	Max	Unit	Notes				
IFC_CLK cycle time	t <sub>IBK</sub>	10	-	ns	-				
IFC_CLK duty cycle	t <sub>IBKH</sub> /t <sub>IBK</sub>	45	55	%	-				
Output delay	t <sub>IBKLOV1</sub>	-	1.5	ns	-				
Output hold	t <sub>IBKLOX</sub>	-	-2	ns	1				
IFC_CLK[0] to IFC_CLK[m] skew	t <sub>IBKSKEW</sub>	0	±75	ps	-				
NOTE:									
1. The output hold is negative. This means that output transition happens earlier than the falling edge of IFC_CLK.									
2. For recommended operating condition	ns, see Table 3.								

The figure below shows the output AC timing diagram for the IFC-GPCM, IFC-GASIC interface.



Figure 49. IFC-GPCM, IFC-GASIC signals

## 3.18.2.3 IFC AC timing specifications (NOR)

The table below describes the input timing specifications for the IFC-NOR interface.

# Table 120. Integrated flash controller input timing specifications for NOR mode ( $OV_{DD} = 1.8 V$ )<sup>2</sup>

Parameter	Symbol	Min	Max	Unit	Notes					
Input setup	t <sub>IBIVKH2</sub>	(2 x t <sub>IP_CLK</sub> ) + 2	-	ns	1					
Input hold	t <sub>IBIXKH2</sub>	(1 x t <sub>IP_CLK</sub> ) + 1	-	ns	1					
Notes:										
1. $t_{IP\_CLK}$ is the period of ip clock (not the	1. t <sub>IP_CLK</sub> is the period of ip clock (not the IFC_CLK) on which IFC is running.									
2. For recommended operating conditions, see Table 3.										

#### Electrical characteristics

The figure below shows the AC input timing diagram for input signals for the IFC-NOR interface. Here TRAD is a programmable delay parameter. See the IFC section of the chip reference manual for more information.



Figure 50. IFC-NOR interface input AC timings

The table below describes the output AC timing specifications of IFC-NOR interface.

Table 121. Integrated flash controller IFC-NOR interface output timing specifications  $(OV_{DD} = 1.8 \text{ V})^2$ 

Parameter	Symbol	Min	Max	Unit	Notes				
Output delay t <sub>IBKLOV2</sub> - ±1.5 ns 1									
NOTE:									
1. This effectively means that a signal change may appear anywhere within ±t <sub>IBKLOV2</sub> (max) duration, from the point where it's expected to change.									
2. For recommended operating c	conditions, see Table 3.								

The figure below shows the AC timing diagram for IFC-NOR interface output signals. The timing specs have been illustrated here by taking timings between two signals, CS\_B and OE\_B as an example. In a read operation, OE\_B is supposed to change the TACO (a programmable delay; see the IFC section of the chip reference manual for more information) time after CS\_B. Because of the skew between the signals, OE\_B may change anywhere within the window of time defined by tIBKLOV2. This concept applies to other IFC-NOR interface output signals as well. The diagram is an example that shows the skew between any two chronological toggling signals as per the protocol. The list of IFC-NOR output signals is as follows: NRALE, NRAVD\_B, NRWE\_B, NROE\_B, CS\_B, AD (Address phase).

# Table 125. Integrated flash controller IFC-NAND NVDDR interface AC timing specifications (OVDD = 1.8 V) (continued)

Parameter	Symbol	I/O	Min	Max	Unit	Notes
DQS-DQ skew, DQS to last DQ valid, per access	t <sub>DQSQ</sub>	I	-	1000	ps	Figure 71
Data output to first DQS latching transition	t <sub>DQSS</sub>	0	0.75 + 150 (ps)	1.25 - 150 (ps)	tCK	Figure 70
Data DQ setup time	t <sub>DS</sub>	0	1050	-	ps	Figure 70
DQS falling edge to CLK rising - hold time	t <sub>DSH</sub>	0	0.2 + 150 (ps)	-	tCK	Figure 70
DQS falling edge to CLK rising - setup time	t <sub>DSS</sub>	0	0.2 + 150 (ps)	-	tCK	Figure 70
Input data valid window	t <sub>DVW</sub>	I	tDVW = tQH - tDQSQ	-	ns	Figure 71
Busy time for Set Features and Get Features	t <sub>feat</sub>	I	-	FTOCNT	t <sub>IP_CLK</sub>	Figure 73
Half-clock period	t <sub>HP</sub>	0	tHP = min(tCKL, tCKH)	-	ns	Figure 71
Interface and Timing Mode Change time	t <sub>ITC</sub>	I	-	FTOCNT	t <sub>IP_CLK</sub>	Figure 73
The deviation of a given tCK(abs) from tCK(avg)	t <sub>JIT</sub> (per)	0	-0.5	0.5	ns	NA
DQ-DQS hold, DQS to first DQ to go non-valid, per access	t <sub>QH</sub>	I	tQH = tHP - tQHS	-	t <sub>IP_CLK</sub>	Figure 71
Data hold skew factor	tQHS	I	-	1+150 (ps)		-
Data input cycle to command, address, or data output cycle	t <sub>RHW</sub>	0	TRHW	-	t <sub>IP_CLK</sub>	Figure 74
Ready to data input cycle (data only)	t <sub>RR</sub>	I	TRR	-	t <sub>IP_CLK</sub>	Figure 73
Device reset time, measured from the falling edge of R/B# to the rising edge of R/B#.	t <sub>RST</sub> (raw NAND)	0	FTOCNT	FTOCNT	t <sub>IP_CLK</sub>	Figure 75
Device reset time, measured from the falling edge of R/B# to the rising edge of R/B#.	t <sub>RST2</sub> (EZ NAND)	0	FTOCNT	FTOCNT	t <sub>IP_CLK</sub>	Figure 75
CLK rising edge to SR[6] low	t <sub>WB</sub>	0	TWB - 150 (ps)	TWB + 150 (ps)	t <sub>IP_CLK</sub>	Figure 75
Command, address or data output cycle to data input cycle	t <sub>WHR</sub>	0	TWHR	-	t <sub>IP_CLK</sub>	Figure 76
DQS write preamble	t <sub>WPRE</sub>	0	1.5	-	tCK	Figure 70
DQS write postamble	t <sub>WPST</sub>	0	1.5	-	tCK	Figure 70
W/R# low to data input cycle	twrck	1	TWRCK - 150 (ps)	TWRCK + 150 (ps)	t <sub>IP_CLK</sub>	Figure 71

Parameter	Symbol	Min	Мах	Unit
Internal clock delay	t <sub>HIKHOV</sub>	0.0	5.5	-
External clock delay	t <sub>HEKHOV</sub>	1.0	13.0	ns
Internal clock high impedance	t <sub>нікнох</sub>	0.0	5.5	ns
External clock high impedance	t <sub>некнох</sub>	1.0	8.0	ns
Internal clock input setup time	t <sub>ниvкн</sub>	12.6	-	ns
External clock input setup time	t <sub>HEIVKH</sub>	4.0	-	ns
Internal clock input hold time	t <sub>HIIXKH</sub>	0.0	-	ns
External clock input hold time	t <sub>неіхкн</sub>	1.0	-	ns

Table 134. HDLC AC timing specifications

This table provides the input and output AC timing specifications for the synchronous UART protocols.

Parameter	Symbol	Min	Max	Unit	
Internal clock delay	t <sub>HIKHOV</sub>	0.0	11.0	-	
External clock delay	t <sub>HEKHOV</sub>	1.0	14.0	ns	
Internal clock high impedance	tнікнох	0.0	11.0	ns	
External clock high impedance	tнекнох	1.0	14.0	ns	
Internal clock input setup time	t <sub>ниvкн</sub>	10.0	-	ns	
External clock input setup time	t <sub>неіvкн</sub>	8.0	-	ns	
Internal clock input hold time	tнихкн	0.0	-	ns	
External clock input hold time	t <sub>неіхкн</sub>	1.0	-	ns	

Table 135. Synchronous UART AC timing specifications

This figure shows the AC test load for the HDLC interface.

The table below lists the valid VID fuse values that will be programmed at the factory for this chip.

Binary value of DA_V / DA_ALT_V	V <sub>DD</sub> voltage		
00000b	1.025 V (default)		
00001b	0.9875 V		
00010b	0.9750 V		
01000b	0.9000 V		
10000b	1.0000 V		
10001b	1.0125 V		
10010b	1.0250 V		
All other values	Reserved		

### Table 148. Fuse Status Register (DCFG\_CCSR\_FUSESR)

For additional information on VID, see the chip reference manual.

## 5 Thermal

This table shows the thermal characteristics for the chip. Note that these numbers are based on design estimates and are preliminary.

Table 149. Package thermal characteristics

Rating	Board	Symbol	Value	Unit	Notes
Junction-to-ambient, natural convection	Single-layer board (1s)	R <sub>OJA</sub>	23.5	°C/W	1
Junction-to-ambient, natural convection	Four-layer board (2s2p)	-layer board (2s2p) R <sub>OJA</sub>		°C/W	1
Junction-to-ambient (at 200 ft./min.)	Single-layer board (1s)	R <sub>OJMA</sub>	14.8	°C/W	1
Junction-to-ambient (at 200 ft./min.)	Four-layer board (2s2p)	R <sub>OJMA</sub>	10.1	°C/W	1
Junction-to-board	-	R <sub>OJB</sub>	4.4	°C/W	2
Junction-to-case (top)	-	R <sub>OJCtop</sub>	0.56	°C/W	3
Junction-to-lid-top	-	R <sub>OJClid</sub>	0.20	°C/W	4

1. Junction-to-ambient thermal resistance determined per JEDEC JESD51-2A and JESD51-6. Thermal test board meets JEDEC specification for this package (JESD51-9).

2. Junction-to-board thermal resistance determined per JEDEC JESD51-8. Thermal test board meets JEDEC specification for the specified package.

3. Junction-to-case at the top of the package determined using MIL-STD 883 Method 1012.1. The cold plate temperature is used for the case temperature. Reported value includes the thermal resistance of the interface layer.

4. Junction-to-lid-top thermal resistance is determined using the MIL-STD 883 Method 1012.1. However, instead of the cold plate, the lid top temperature is used here for the reference case temperature. Reported value does not include the thermal resistance layer between the package and cold plate.

5. See Thermal management information for additional details.



Figure 95. Package exploded, cross-sectional view-FC-PBGA (with lid)

The system board designer can choose between several types of heat sinks to place on the device. There are several commercially available thermal interfaces to choose from in the industry. Ultimately, the final selection of an appropriate heat sink depends on many factors, such as thermal performance at a given air velocity, spatial volume, mass, attachment method, assembly, and cost.

## 5.3.1 Internal package conduction resistance

For the package, the intrinsic internal conduction thermal resistance paths are as follows:

- The die junction-to-case thermal resistance
- The die junction-to-board thermal resistance

This figure shows the primary heat transfer path for a package with an attached heat sink mounted to a printed-circuit board.

# 9 Revision history

This table summarizes revisions to this document.

### Table 151. Revision history

Revision	Date	Description
0	01/2018	Initial release.