

Welcome to <u>E-XFL.COM</u>

Infineon Technologies - MB95F582KPF-G-SNE2 Datasheet

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Details	
Product Status	Obsolete
Core Processor	F ² MC-8FX
Core Size	8-Bit
Speed	16MHz
Connectivity	LINbus, UART/USART
Peripherals	LVD, POR, PWM, WDT
Number of I/O	13
Program Memory Size	8KB (8K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	240 x 8
Voltage - Supply (Vcc/Vdd)	2.4V ~ 5.5V
Data Converters	A/D 5x8/10b
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	16-SOIC (0.154", 3.90mm Width)
Supplier Device Package	16-SOP
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/mb95f582kpf-g-sne2

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Part number Parameter	MB95F562H	MB95F563H	MB95F564H	MB95	F562K	MB95F563K	MB95F564K				
Watch prescaler	tch prescaler Eight different time intervals can be selected.										
Flash memory	suspend/eras It has a flag in Flash security Number of	It supports automatic programming (Embedded Algorithm), and program/erase/erase- suspend/erase-resume commands.It has a flag indicating the completion of the operation of Embedded Algorithm.Flash security feature for protecting the content of the Flash memoryNumber of program/erase cycles100010000Data retention time20 years10 years5 years									
Standby mode	andby mode Sleep mode, stop mode, watch mode, time-base timer mode										
Package			FPT-2	2P-M19)P-M09)P-M10							

• MB95570H Series

Part number	Selles									
	MB95F572H	MB95F573H	MB95F574H	MB95F572K	MB95F573K	MB95F574K				
Parameter										
Туре	Flash memory product									
Clock										
supervisor	It supervises th	supervises the main clock oscillation.								
counter										
Flash memory	8 Kbyte	12 Kbyte	20 Kbyte	8 Kbyte	12 Kbyte	20 Kbyte				
capacity		•		-		•				
RAM capacity	240 bytes	496 bytes	496 bytes	240 bytes	496 bytes	496 bytes				
Power-on reset			Y	es						
Low-voltage		No			Yes					
detection reset										
Reset input		Dedicated		Selec	ted through sof	tware				
	 Number of bat 									
	 Instruction bit 	•	: 8 bits							
	 Instruction let 	•	: 1 to 3							
	 Data bit lengt 			nd 16 bits						
	 Minimum inst 									
	 Interrupt proc 		: 0.6 µs	(machine clock		6.25 MHz)				
	 I/O ports (Ma 			 I/O ports (Ma 	,					
n_{1}	CMOS I/O	: 3		CMOS I/O	: 3					
	 N-ch open dr 			 N-ch open dr 						
Time-base timer			s (external clock	trequency = 4	MHZ)					
	Reset generation									
software		Main oscillation clock at 10 MHz: 105 ms (Min)								
		• The sub-CR clock can be used as the source clock of the hardware watchdog timer.								
	It can be used	to replace 3 byt	es of data.							
	No LIN-UART									
	2 channels									
converter	8-bit or 10-bit r	esolution can be	e selected.							

Part number	MB95F572H	MB95F573H	MB95F574H	MB95I	F572K	MB95F573K	MB95F574K			
Parameter										
	 1 channel The timer can be configured as an "8-bit timer × 2 channels" or a "16-bit timer × 1 channel". 									
	 It has the following the second s	wing functions:					nction and input			
	 Count clock: It can output : 		ed from internal	clocks	(7 types) and external o	clocks.			
External	2 channels									
interrunt	 Interrupt by e It can be used 						in be selected.)			
On-chin debug	1-wire serial (It supports se		nchronous mod	le).						
Watch prescaler	Eight different t	ime intervals ca	in be selected.							
	 It supports automatic programming (Embedded Algorithm), and program/erase/erase-suspend/erase-resume commands. It has a flag indicating the completion of the operation of Embedded Algorithm. Flash security feature for protecting the content of the Flash memory 									
	Number of	program/erase	cycles 1	000	1000	0 100000				
	Data retention time20 years10 years5 years									
Standby mode	Sleep mode, stop mode, watch mode, time-base timer mode									
Package				P-M03 P-M08						

MB95580H Series

Part number	MB95F582H	MB95F583H	MB95F584H	MB95F582K	MB95F583K	MB95F584K					
Parameter	WID95F502H	WD93F303H	WD93F304H	WID95F502K	WD95F565K	WD95F504K					
Туре		Flash memory product									
Clock supervisor counter	It supervises th	e main clock os	scillation.								
Flash memory capacity	8 Kbyte	12 Kbyte	20 Kbyte	8 Kbyte	12 Kbyte	20 Kbyte					
RAM capacity	240 bytes	496 bytes	496 bytes	240 bytes	496 bytes	496 bytes					
Power-on reset			Y	es							
Low-voltage detection reset		No			Yes						
Reset input		Dedicated		Selec	cted through sof	tware					
CPU functions	Number of basic instructions : 136 Instruction bit length : 8 bits Instruction length : 1 to 3 bytes Data bit length : 1, 8 and 16 bits Minimum instruction execution time : 61.5 ns (machine clock frequency = 16.25 MHz) Interrupt processing time : 0.6 μs (machine clock frequency = 16.25 MHz)										
General-	I/O ports (MaCMOS I/ON-ch open dr	: 11		I/O ports (MaCMOS I/ON-ch open dr	: 11						

Part number	MB95F582H MB95F583H MB95F584H MB95F582K MB95F583K MB95F584K									
Parameter										
Time-base timer	Interval time: 0.	256 ms to 8.3 s	s (external c	ock freque	ency = 4 l	MHz)				
	 Reset generation 									
software		tion clock at 10								
watchdog timer				urce clock	of the ha	ardware watcho	log timer.			
Ŭ	It can be used t			<u> </u>						
LIN-UART	 A wide range It has a full de Both clock sy enabled. The LIN function 	uplex double bu nchronous seria	iffer. al data transf	er and clo	ck asynch	nronous serial c	ad timer. lata transfer are			
8/10-bit A/D	5 channels									
converter	8-bit or 10-bit re	esolution can be	e selected.							
	1 channel									
composite timer	 It has the follo capture funct Count clock: It can output : 	 The timer can be configured as an "8-bit timer × 2 channels" or a "16-bit timer × 1 channel". It has the following functions: interval timer function, PWC function, PWM function and input capture function. Count clock: it can be selected from internal clocks (7 types) and external clocks. It can output square wave. 								
Evtornal	6 channels									
interrupt	Interrupt by eIt can be used	d to wake up th					in be selected.)			
On-chip debug	1-wire serial (It supports se	rial writing (asy								
Watch prescaler	•									
	 It supports automatic programming (Embedded Algorithm), and program/erase/erase-suspend/erase-resume commands. It has a flag indicating the completion of the operation of Embedded Algorithm. Flash security feature for protecting the content of the Flash memory 									
	Number of program/erase cycles 1000 10000 100000									
	Data retention time20 years10 years5 years									
Standby mode	Sleep mode, stop mode, watch mode, time-base timer mode									
Package	LCC-32P-M19 FPT-16P-M08 FPT-16P-M23									

2. Packages And Corresponding Products

• MB95560H Series

Part number Package	MB95F562H	MB95F562K	MB95F563H	MB95F563K	MB95F564H	MB95F564K
LCC-32P-M19	0	0	0	0	0	0
FPT-20P-M09	0	0	0	0	0	0
FPT-20P-M10	0	0	0	0	0	0
FPT-16P-M08	Х	Х	Х	Х	Х	Х
FPT-16P-M23	Х	Х	Х	Х	Х	Х
DIP-8P-M03	Х	Х	Х	Х	Х	Х
FPT-8P-M08	Х	Х	Х	Х	Х	Х

• MB95570H Series

Part number Package	MB95F572H	MB95F572K	MB95F573H	MB95F573K	MB95F574H	MB95F574K
LCC-32P-M19	Х	Х	Х	Х	Х	Х
FPT-20P-M09	Х	Х	Х	Х	Х	Х
FPT-20P-M10	Х	Х	Х	Х	Х	Х
FPT-16P-M08	Х	Х	Х	Х	Х	Х
FPT-16P-M23	Х	Х	Х	Х	Х	Х
DIP-8P-M03	0	0	0	0	0	0
FPT-8P-M08	О	0	0	0	0	0

• MB95580H Series

Part number Package	MB95F582H	MB95F582K	MB95F583H	MB95F583K	MB95F584H	MB95F584K
LCC-32P-M19	0	0	0	0	0	0
FPT-20P-M09	Х	Х	Х	Х	Х	Х
FPT-20P-M10	Х	Х	Х	Х	Х	Х
FPT-16P-M08	0	0	0	0	0	0
FPT-16P-M23	0	0	0	0	0	0
DIP-8P-M03	Х	Х	Х	Х	Х	Х
FPT-8P-M08	Х	Х	Х	Х	Х	Х

O: Available


X: Unavailable


MB95560H Series MB95570H Series MB95580H Series


8. Pin Functions (MB95580H Series, 32 pins)

Pin no.	Pin name	I/O circuit type*	Function			
1 -	PF1	В	General-purpose I/O port			
	X1		Main clock I/O oscillation pin			
2 -	PF0	В	General-purpose I/O port			
2	X0		Main clock input oscillation pin			
3	Vss		Power supply pin (GND)			
4	PG2	с	General-purpose I/O port			
4	X1A		Subclock I/O oscillation pin			
F	PG1	с	General-purpose I/O port			
5 -	X0A		Subclock input oscillation pin			
6	Vcc		Power supply pin			
7	С	_	Decoupling capacitor connection pin			
	PF2		General-purpose I/O port			
8	RST	A	Reset pin Dedicated reset pin on MB95F582H/F583H/F584H			
9						
10						
11						
12	NC		It is an internally connected pin. Always leave it unconnected.			
13	NC NC		It is an internally connected pin. Always leave it unconnected.			
14						
15						
16						
17	P01	D	General-purpose I/O port High-current pin			
	AN01		A/D converter analog input pin			
	P02		General-purpose I/O port High-current pin			
18	INT02	D	External interrupt input pin			
	AN02	1	A/D converter analog input pin			
	SCK		LIN-UART clock I/O pin			
	P03		General-purpose I/O port High-current pin			
19	INT03	D	External interrupt input pin			
	AN03		A/D converter analog input pin			
	SOT		LIN-UART data output pin			

10. I/O Circuit Type







23. Interrupt Source Table (MB95580H Series)

		Vector tab	le address		Priority order of
Interrupt source	Interrupt request number	Upper	Lower	Bit name of interrupt level setting register	interrupt sources of the same level (occurring simultaneously)
External interrupt ch. 4	IRQ00	FFFAH	FFFB H	L00 [1:0]	High
External interrupt ch. 5	IRQ01	FFF8⊦	FFF9н	L01 [1:0]	▲
External interrupt ch. 2	IRQ02	FFF6⊦	FFF7н	L02 [1:0]	
External interrupt ch. 6	INQUZ	ГГГОН		LUZ [1.0]	
External interrupt ch. 3	IRQ03	FFF4 _H	FFF5⊦	L03 [1:0]	
External interrupt ch. 7	IKQUS	ГГГ4 H	гггэн	LU3 [1.0]	
—	IRQ04	FFF2н	FFF3н	L04 [1:0]	
8/16-bit composite timer ch. 0 (lower)	IRQ05	FFF0H	FFF1⊦	L05 [1:0]	
8/16-bit composite timer ch. 0 (upper)	IRQ06	FFEEH	FFEFH	L06 [1:0]	
LIN-UART (reception)	IRQ07	FFEC H	FFEDH	L07 [1:0]	
LIN-UART (transmission)	IRQ08	FFEAH	FFEBH	L08 [1:0]	
—	IRQ09	FFE8H	FFE9н	L09 [1:0]	
—	IRQ10	FFE6H	FFE7H	L10 [1:0]	
—	IRQ11	FFE4н	FFE5H	L11 [1:0]	
—	IRQ12	FFE2H	FFE3H	L12 [1:0]	
—	IRQ13	FFE0H	FFE1н	L13 [1:0]	
—	IRQ14	FFDEH	FFDFH	L14 [1:0]	
—	IRQ15	FFDC H	FFDDH	L15 [1:0]	
—	IRQ16	FFDAH	FFDB H	L16 [1:0]	
—	IRQ17	FFD8н	FFD9н	L17 [1:0]	
8/10-bit A/D converter	IRQ18	FFD6н	FFD7н	L18 [1:0]	
Time-base timer	IRQ19	FFD4н	FFD5H	L19 [1:0]	
Watch prescaler	IRQ20	FFD2H	FFD3H	L20 [1:0]	
	IRQ21	FFD0н	FFD1н	L21 [1:0]	
—	IRQ22	FFCEH	FFCF H	L22 [1:0]	▼
Flash memory	IRQ23	FFCC H	FFCDH	L23 [1:0]	Low

24.2 Recommended Operating Conditions


(Vss = 0.0 V)

Parameter	Symbol	Symbol Value		Unit	Remarks		
Farameter	Symbol	Min	Max	Unit	Kentarka		
		2.4*1, *2	5.5* ¹		In normal operation	Other than on-chip debug	
Power supply	Vcc	2.3	5.5	v	Hold condition in stop mode	mode	
voltage	VCC	2.9	5.5	v	In normal operation		
		2.3	5.5		Hold condition in stop mode	On-chip debug mode	
Decoupling capacitor	Cs	0.022	1	μF	*3		
Operating	TA	-40	+85	°C	Other than on-chip debug mode		
temperature	IA	+5	+35		On-chip debug mode		

*1: The value varies depending on the operating frequency, the machine clock and the analog guaranteed range.

*2: The minimum power supply voltage becomes 2.88 V when a product with the low-voltage detection reset is used.


*3: Use a ceramic capacitor or a capacitor with equivalent frequency characteristics. The decoupling capacitor for the Vcc pin must have a capacitance equal to or larger than the capacitance of Cs. For the connection to a decoupling capacitor Cs, see the diagram below. To prevent the device from unintentionally entering an unknown mode due to noise, minimize the distance between the C pin and Cs and the distance between Cs and the Vss pin when designing the layout of a printed circuit board.



- WARNING: The recommended operating conditions are required in order to ensure the normal operation
- WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated under these conditions.

Any use of semiconductor devices will be under their recommended operating condition. Operation under any conditions other than these conditions may adversely affect reliability of device and could result in device failure.

No warranty is made with respect to any use, operating conditions or combinations not represented on this data sheet. If you are considering application under any conditions other than listed herein, please contact sales representatives beforehand.




Sampling is executed at the falling edge of the sampling $clock^{*1}$, and serial clock delay is disabled^{*2}. (ESCR register: SCES bit = 1, ECCR register: SCDE bit = 0)


Parameter	Symbol	D:	O a maliti a m	Value		
Parameter		Pin name	Condition	Min	Max	Unit
Serial clock cycle time	tscyc	SCK		5 tmclk*3	—	ns
SCK $\uparrow \rightarrow$ SOT delay time	t shovi	SCK, SOT	Internal clock	-50	+50	ns
Valid SIN $ ightarrow$ SCK \downarrow	tivsli	SCK, SIN	operation output pin: $C_{L} = 80 \text{ pF} + 1 \text{ TTL}$	t мськ*3 + 80	—	ns
SCK $\downarrow \rightarrow$ valid SIN hold time	tslixi	SCK, SIN		0	—	ns
Serial clock "H" pulse width	t shsl	SCK		$3 \ t_{\text{MCLK}^{*3}} - t_{\text{R}}$	—	ns
Serial clock "L" pulse width	t slsh	SCK	External clock operation output pin: C∟ = 80 pF + 1 TTL	t мськ*3 + 10	—	ns
SCK $\uparrow \rightarrow$ SOT delay time	t shove	SCK, SOT			2 tmclk*3 + 60	ns
Valid SIN $ ightarrow$ SCK \downarrow	tivsle	SCK, SIN		30	_	ns
SCK $\downarrow \rightarrow$ valid SIN hold time	t SLIXE	SCK, SIN		$t_{\text{MCLK}^{\star3}} + 30$		ns
SCK fall time	t⊧	SCK			10	ns
SCK rise time	tR	SCK	1		10	ns

*1: There is a function used to choose whether the sampling of reception data is performed at a rising edge or a falling edge of the serial clock.

*2: The serial clock delay function is a function used to delay the output signal of the serial clock for half the clock.

*3: See "Source Clock / Machine Clock" for tmclk.





Sampling is executed at the rising edge of the sampling clock*¹, and serial clock delay is enabled*². (ESCR register: SCES bit = 0, ECCR register: SCDE bit = 1)


Parameter	Symbol	Pin name	Condition	Val	Unit		
Farameter	Symbol		Condition	Min	Max	- 01111	
Serial clock cycle time	tscyc	SCK		5 tмськ* ³	—	ns	
SCK $\uparrow \rightarrow$ SOT delay time	t shovi	SCK, SOT	Internal clock	-50	+50	ns	
Valid SIN $ ightarrow$ SCK \downarrow	tivsli	SCK, SIN	operation output pin:	tмськ*3 + 80	_	ns	
SCK $\downarrow \rightarrow$ valid SIN hold time	tslixi	SCK, SIN	C∟ = 80 pF + 1 TTL	0	_	ns	
$SOT \to SCK \downarrow delay$ time	tsovli	SCK, SOT		$3 \ t_{\text{MCLK}^{*3}} - 70$		ns	

(Vcc = 5.0 V \pm 10%, Vss = 0.0 V, TA = –40 °C to +85 °C)

*1: There is a function used to choose whether the sampling of reception data is performed at a rising edge or a falling edge of the serial clock.

*2: The serial clock delay function is a function that delays the output signal of the serial clock for half clock.

*3: See "Source Clock / Machine Clock" for tMCLK.



Sampling is executed at the falling edge of the sampling clock^{*1}, and serial clock delay is enabled^{*2}. (ESCR register: SCES bit = 1, ECCR register: SCDE bit = 1)

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, \text{ Vss} = 0.0 \text{ V}, \text{ T}_{A} = -40 \text{ }^{\circ}\text{C} \text{ to } +85 \text{ }^{\circ}\text{C})$

Parameter	Symbol	Pin name	Condition	Va	Unit		
raiameter	Symbol	Fin name	Condition	Min	Max		
Serial clock cycle time	t scyc	SCK		5 t MCLK ^{*3}		ns	
SCK $\downarrow \rightarrow$ SOT delay time	t slovi	SCK, SOT	Internal clock	-50	+50	ns	
Valid SIN \rightarrow SCK \uparrow	t ivshi	SCK, SIN	operating output pin:	tмськ*3 + 80		ns	
SCK $\uparrow \rightarrow$ valid SIN hold time	t shixi	SCK, SIN	C∟ = 80 pF + 1 TTL	0		ns	
SOT \rightarrow SCK \uparrow delay time	tsovнi	SCK, SOT	1	$3 t$ MCLK $^{*3} - 70$		ns	

*1: There is a function used to choose whether the sampling of reception data is performed at a rising edge or a falling edge of the serial clock.

*2: The serial clock delay function is a function that delays the output signal of the serial clock for half clock.

*3: See "Source Clock / Machine Clock" for tMCLK.

24.5 A/D Converter

24.5.1 A/D Converter Electrical Characteristics

			(Vcc =	2.7 V to 5.5 V,	vss =	0.0 V, $T_A = -40$ °C to +8
Parameter	Symbol		Value	Unit	Remarks	
Falameter	Symbol	Min Typ Max		Max		
Resolution		—	—	10	bit	
Total error		-3	—	+3	LSB	
Linearity error		-2.5	—	+2.5	LSB	
Differential linearity error		-1.9	_	+1.9	LSB	
Zero transition voltage	Vот	Vss – 1.5 LSB	Vss + 0.5 LSB	Vss + 2.5 LSB	V	
Full-scale transition voltage	Vfst	Vcc - 4.5 LSB	Vcc – 2 LSB	Vcc + 0.5 LSB	V	
Compore time		1	—	10	μs	$4.5~\text{V} \leq \text{Vcc} \leq 5.5~\text{V}$
Compare time		3	—	10	μs	$2.7 \text{ V} \le \text{Vcc} < 4.5 \text{ V}$
Sampling time —		0.6	_	∞	μs	$\begin{array}{l} 2.7 \ V \leq V_{CC} \leq 5.5 \ V, \\ \text{with external} \\ \text{impedance} < 3.3 \ k\Omega \end{array}$
Analog input current	Iain	-0.3	—	+0.3	μA	
Analog input voltage	VAIN	Vss		Vcc	V	


24.6 Flash Memory Program/Erase Characteristics


Parameter	Value			Unit	Remarks	
Falailletei	Min	Тур	Max	Unit	Neillaiks	
Sector erase time (2 Kbyte sector)	—	0.3* ¹	1.6* ²	s	The time of writing 00 prior to erasure is excluded.	
Sector erase time (16 Kbyte sector)	—	0.6* ¹	3.1* ²	s	The time of writing 00⊦ prior to erasure is excluded.	
Byte writing time	—	17	272	μs	System-level overhead is excluded.	
Program/erase cycle	100000	_	—	cycle		
Power supply voltage at program/erase	2.4	_	5.5	V		
Flash memory data retention time	5* ³	_	—	year	Average T _A = +85 °C	

*1: Vcc = 5.5 V, T_A = +25 °C, 0 cycle


*2: Vcc = 2.4 V, T_A = +85 °C, 100000 cycles

*3: This value was converted from the result of a technology reliability assessment. (The value was converted from the result of a high temperature accelerated test using the Arrhenius equation with an average temperature of +85 °C).








• Output voltage characteristics




28. Package Dimension









29. Major Changes In This Edition

Spansion Publication Number: DS702-00010-5v0-E

Page	Section	Details
		Changed the series name. MB95560H Series \rightarrow MB95560H Series
_	_	Added information on the MB95570H Series.
		Added information on the MB95580H Series.
27	PIN CONNECTIONDBG pin	Revised details of "• DBG pin".
	RST pin	Revised details of "• RST pin".
28	• C pin	Corrected the following statement. The decoupling capacitor for the V _{CC} pin must have a capacitance larger than C _S . \rightarrow The decoupling capacitor for the V _{CC} pin must have a capacitance equal to or larger than the capacitance of C _S .
39	■ I/O MAP (MB95570H Series)	Corrected the R/W attribute of the CMDR register. R/W \rightarrow R
		Corrected the R/W attribute of the WDTH register. R/W \rightarrow R
		Corrected the R/W attribute of the WDTL register. R/W \rightarrow R
42	■ I/O MAP (MB95580H Series)	Corrected the R/W attribute of the CMDR register. R/W \rightarrow R
		Corrected the R/W attribute of the WDTH register. R/W \rightarrow R
		Corrected the R/W attribute of the WDTL register. R/W \rightarrow R
46	 ELECTRICAL CHARACTERISTICS 1. Absolute Maximum Ratings 	Corrected the rating of the parameter ""L" level total maximum output current". $48 \rightarrow 100$
		Corrected the rating of the parameter ""H" level total maximum output current". 48 \rightarrow -100