

Welcome to E-XFL.COM

Infineon Technologies - MB95F582KPF-G-SNERE2 Datasheet

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"


Details

Details	
Product Status	Obsolete
Core Processor	F ² MC-8FX
Core Size	8-Bit
Speed	16MHz
Connectivity	LINbus, UART/USART
Peripherals	LVD, POR, PWM, WDT
Number of I/O	13
Program Memory Size	8KB (8K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	240 x 8
Voltage - Supply (Vcc/Vdd)	2.4V ~ 5.5V
Data Converters	A/D 5x8/10b
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	16-SOIC (0.154", 3.90mm Width)
Supplier Device Package	16-SOP
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/mb95f582kpf-g-snere2

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Part number	MB95F582H	MB95F583H	MB95F584	H MB9	5F582K	MB95F583K	MB95F584K				
Parameter											
Time-base timer	Interval time: 0.	nterval time: 0.256 ms to 8.3 s (external clock frequency = 4 MHz)									
	 Reset generation 										
software		tion clock at 10									
watchdog timer				urce clock	of the ha	ardware watcho	log timer.				
Ŭ	It can be used t			<u> </u>							
LIN-UART	 A wide range It has a full de Both clock sy enabled. The LIN function 	uplex double bu nchronous seria	iffer. al data transf	er and clo	ck asynch	nronous serial c	ad timer. lata transfer are				
8/10-bit A/D	5 channels										
converter	8-bit or 10-bit re	esolution can be	e selected.								
	1 channel										
composite timer	 It has the follo capture funct Count clock: It can output : 	ion. it can be selecte	interval time	r function,	, PWC fur	nction, PWM fu	nction and input				
Evtornal	6 channels										
interrupt	Interrupt by eIt can be used	d to wake up th					in be selected.)				
On-chip debug	1-wire serial (It supports se	rial writing (asy									
Watch prescaler	•										
	suspend/eras It has a flag in 	It supports automatic programming (Embedded Algorithm), and program/erase/erase- suspend/erase-resume commands. It has a flag indicating the completion of the operation of Embedded Algorithm. Flash security feature for protecting the content of the Flash memory									
	Number of	program/erase	cycles	1000	1000	0 100000					
	Data retent	Data retention time 20 years 10 years 5 years									
Standby mode	Sleep mode, st	op mode, watch	n mode, time	-base time	er mode	•					
Package			LCC FP	-32P-M19 -16P-M08 -16P-M23) }						





MB95560H Series MB95570H Series MB95580H Series

9. Pin Functions (MB95580H Series, 16 pins)


Pin no.	Pin name	I/O circuit type*	Function
4	PF0	P	General-purpose I/O port
1 -	X0	B	Main clock input oscillation pin
2	PF1	В	General-purpose I/O port
2	X1		Main clock I/O oscillation pin
3	Vss	—	Power supply pin (GND)
4	PG2	с	General-purpose I/O port
4	X1A		Subclock I/O oscillation pin
5	PG1	С	General-purpose I/O port
5	X0A		Subclock input oscillation pin
6	Vcc	—	Power supply pin
	PF2		General-purpose I/O port
7	RST	A	Reset pin Dedicated reset pin on MB95F582H/F583H/F584H
8	С	—	Decoupling capacitor connection pin
	P02		General-purpose I/O port High-current pin
9	INT02	D	External interrupt input pin
	AN02	1	A/D converter analog input pin
-	SCK	1	LIN-UART clock I/O pin
10	P01	D	General-purpose I/O port High-current pin
	AN01	1	A/D converter analog input pin
	P03		General-purpose I/O port High-current pin
11	INT03	D	External interrupt input pin
	AN03	1	A/D converter analog input pin
	SOT	1	LIN-UART data output pin
	P04		General-purpose I/O port
	INT04		External interrupt input pin
12	AN04	D	A/D converter analog input pin
	SIN		LIN-UART data input pin
	EC0		8/16-bit composite timer ch. 0 clock input pin


10. I/O Circuit Type






14. Block Diagram (MB95560H Series)







19. I/O Map (MB95570H Series)

Address	Register abbreviation	Register name	R/W	Initial value
0000н	PDR0	Port 0 data register	R/W	0000000в
0001н	DDR0	Port 0 direction register	R/W	0000000в
0002н	PDR1	Port 1 data register	R/W	0000000в
0003н	DDR1	Port 1 direction register	R/W	0000000в
0004н	—	(Disabled)		—
0005н	WATR	Oscillation stabilization wait time setting register	R/W	11111111в
0006н	PLLC	PLL control register	R/W	000Х000в
0007н	SYCC	System clock control register	R/W	XXX11011 _B
0008н	STBC	Standby control register	R/W	0000000в
0009н	RSRR	Reset source register	R/W	000XXXXXB
000Ан	TBTC	Time-base timer control register	R/W	0000000в
000Вн	WPCR	Watch prescaler control register	R/W	0000000в
000Сн	WDTC	Watchdog timer control register	R/W	00ХХ0000в
000Dн	SYCC2	System clock control register 2	R/W	XXXX0011 _B
000Eн	STBC2	Standby control register 2	R/W	0000000в
000Fн				
to	—	(Disabled)		—
0027н				
0028н	PDRF	Port F data register	R/W	0000000в
0029н	DDRF	Port F direction register	R/W	0000000в
002Ан,		(Disabled)		
002Вн				
002Сн	PUL0	Port 0 pull-up register	R/W	0000000в
002Dн				
to		(Disabled)	—	—
0035н				
0036н	T01CR1	8/16-bit composite timer 01 status control register 1	R/W	0000000в
0037н	T00CR1	8/16-bit composite timer 00 status control register 1	R/W	0000000в
0038 н				
to	—	(Disabled)		—
0049н				
004Ан	EIC20	External interrupt circuit control register ch. 4/ch. 5	R/W	0000000в
004Вн	EIC30	External interrupt circuit control register ch. 6/ch. 7	R/W	0000000в
004Сн,		(Disabled)		
004Dн				
004Е н	LVDR	LVDR reset voltage selection ID register	R/W	0000000в
004F н				
to	—	(Disabled)	—	—
006Вн				

Address	Register abbreviation	Register name	R/W	Initial value
006Сн	ADC1	8/10-bit A/D converter control register 1	R/W	0000000в
006Dн	ADC2	8/10-bit A/D converter control register 2	R/W	0000000в
006Е н	ADDH	8/10-bit A/D converter data register (upper)	R/W	0000000в
006F н	ADDL	8/10-bit A/D converter data register (lower)	R/W	0000000в
0070н		(Disabled)	—	—
0071н	FSR2	Flash memory status register 2	R/W	0000000в
0072н	FSR	Flash memory status register	R/W	000Х000в
0073н	SWRE0	Flash memory sector write control register 0	R/W	0000000в
0074н	FSR3	Flash memory status register 3	R	000XXXXX _B
0075н	FSR4	Flash memory status register 4	R/W	0000000в
0076н	WREN	Wild register address compare enable register	R/W	0000000в
0077н	WROR	Wild register data test setting register	R/W	0000000в
0078 H		Mirror of register bank pointer (RP) and direct bank pointer (DP)		_
0079н	ILR0	Interrupt level setting register 0	R/W	11111111в
007Ан	ILR1	Interrupt level setting register 1	R/W	11111111в
007Вн,		(Disabled)		
007Сн	—			
007Dн	ILR4	Interrupt level setting register 4	R/W	11111111в
007Ен	ILR5	Interrupt level setting register 5	R/W	11111111в
007F н	_	(Disabled)	—	_
0F80н	WRARH0	Wild register address setting register (upper) ch. 0	R/W	0000000в
0F81н	WRARL0	Wild register address setting register (lower) ch. 0	R/W	0000000в
0F82н	WRDR0	Wild register data setting register ch. 0	R/W	0000000в
0F83н	WRARH1	Wild register address setting register (upper) ch. 1	R/W	0000000в
0F84н	WRARL1	Wild register address setting register (lower) ch. 1	R/W	0000000в
0F85н	WRDR1	Wild register data setting register ch. 1	R/W	0000000в
0F86н	WRARH2	Wild register address setting register (upper) ch. 2	R/W	0000000в
0F87н	WRARL2	Wild register address setting register (lower) ch. 2	R/W	0000000в
0F88н	WRDR2	Wild register data setting register ch. 2	R/W	0000000в
0F89н				
to	—	(Disabled)	—	—
0 F 91н				
0F92н	T01CR0	8/16-bit composite timer 01 status control register 0	R/W	0000000в
0F93н	T00CR0	8/16-bit composite timer 00 status control register 0	R/W	0000000в
0F94н	T01DR	8/16-bit composite timer 01 data register	R/W	0000000в
0F95н	T00DR	8/16-bit composite timer 00 data register	R/W	0000000в
0F96н	TMCR0	8/16-bit composite timer 00/01 timer mode control register	R/W	0000000в
0F97н to 0FC2н		(Disabled)	_	—

21. Interrupt Source Table (MB95560H Series)

		Vector tab	le address		Priority order of
Interrupt source	Interrupt request number	Upper	Lower	Bit name of interrupt level setting register	interruptsources of the same level (occurring simultaneously)
External interrupt ch. 4	IRQ00	FFFAH	FFFB _H	L00 [1:0]	High
External interrupt ch. 5	IRQ01	FFF8⊦	FFF9⊦	L01 [1:0]	A
External interrupt ch. 2	IRQ02	FFF6⊦	FFF7H	L02 [1:0]	
External interrupt ch. 6		ГГГОН	ГГГ/Н	LUZ [1.0]	
External interrupt ch. 3	IRQ03	FFF4 _H	FFF5H	L03 [1:0]	
External interrupt ch. 7	IRQUS	ГГГ4 H	гггэн	LU3 [1.0]	
—	IRQ04	FFF2н	FFF3H	L04 [1:0]	
8/16-bit composite timer ch. 0 (lower)	IRQ05	FFF0H	FFF1⊦	L05 [1:0]	
8/16-bit composite timer ch. 0 (upper)	IRQ06	FFEEH	FFEFH	L06 [1:0]	
LIN-UART (reception)	IRQ07	FFEC H	FFEDH	L07 [1:0]	
LIN-UART (transmission)	IRQ08	FFEAH	FFEB H	L08 [1:0]	
—	IRQ09	FFE8H	FFE9H	L09 [1:0]	
—	IRQ10	FFE6H	FFE7H	L10 [1:0]	
—	IRQ11	FFE4H	FFE5H	L11 [1:0]	
—	IRQ12	FFE2H	FFE3H	L12 [1:0]	
—	IRQ13	FFE0H	FFE1н	L13 [1:0]	
8/16-bit composite timer ch. 1 (upper)	IRQ14	FFDEH	FFDFH	L14 [1:0]	
—	IRQ15	FFDC H	FFDDH	L15 [1:0]	
—	IRQ16	FFDAH	FFDB H	L16 [1:0]	
—	IRQ17	FFD8H	FFD9н	L17 [1:0]	
8/10-bit A/D converter	IRQ18	FFD6н	FFD7н	L18 [1:0]	
Time-base timer	IRQ19	FFD4H	FFD5H	L19 [1:0]	
Watch prescaler	IRQ20	FFD2H	FFD3н	L20 [1:0]	
—	IRQ21	FFD0н	FFD1н	L21 [1:0]	
8/16-bit composite timer ch. 1 (lower)	IRQ22	FFCEH	FFCFH	L22 [1:0]	
Flash memory	IRQ23	FFCCH	FFCD H	L23 [1:0]	Low

24.2 Recommended Operating Conditions


(Vss = 0.0 V)

Parameter	Symbol	Va	lue	Unit	Remarks				
Farameter	Symbol	Min	Max	Unit	remarks				
		2.4*1, *2	5.5* ¹		In normal operation	Other than on-chip debug			
Power supply	Vcc	2.3	5.5	v	Hold condition in stop mode	mode			
voltage	VCC	2.9	5.5	v	In normal operation	On ahin dahug mada			
		2.3	5.5		Hold condition in stop mode	On-chip debug mode			
Decoupling capacitor	Cs	0.022	1	μF	*3				
Operating	TA	-40	+85	°C	Other than on-chip debug me	ode			
temperature	IA	+5	+35		On-chip debug mode				

*1: The value varies depending on the operating frequency, the machine clock and the analog guaranteed range.

*2: The minimum power supply voltage becomes 2.88 V when a product with the low-voltage detection reset is used.

*3: Use a ceramic capacitor or a capacitor with equivalent frequency characteristics. The decoupling capacitor for the Vcc pin must have a capacitance equal to or larger than the capacitance of Cs. For the connection to a decoupling capacitor Cs, see the diagram below. To prevent the device from unintentionally entering an unknown mode due to noise, minimize the distance between the C pin and Cs and the distance between Cs and the Vss pin when designing the layout of a printed circuit board.



- WARNING: The recommended operating conditions are required in order to ensure the normal operation
- WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated under these conditions.

Any use of semiconductor devices will be under their recommended operating condition. Operation under any conditions other than these conditions may adversely affect reliability of device and could result in device failure.

No warranty is made with respect to any use, operating conditions or combinations not represented on this data sheet. If you are considering application under any conditions other than listed herein, please contact sales representatives beforehand.

Parameter	Symbol	Pin name	Condition		Value		Unit	Remarks
Farameter	Symbol	Fin hame	Condition	Min	Typ*1	Max*2	Unit	Relliar K5
Ilvd Icrh	Ilvd		Current consumption for the low-voltage detection circuit	_	3.6	6.6	μA	
		Current consumption for the main CR oscillator	_	220	280	μA		
Power supply current*5	Icrl	Vcc	Current consumption for the sub-CR oscillator oscillating at 100 kHz		5.1	9.3	μA	
	Instby		Current consumption difference between normal standby mode and deep standby mode $T_A = +25 \text{ °C}$	_	20	30	μΑ	

(Vcc = 5.0 V ± 10%, Vss = 0.0 V, T_A = -40 °C to +85 °C)

*1: Vcc = 5.0 V, T_A = + 25 °C

*2: $V_{CC} = 5.5 \text{ V}, T_{A} = +85 \text{ °C}$ (unless otherwise specified)

*3: P00, P62, P63 and P64 are only available on MB95F562H/F562K/F563H/F563K/F564H/F564K.


- *4: P01, P02, P03, P07, PF0, PF1, PG1 and PG2 are only available on MB95F562H/F562K/F563H/F563K/F564H/F564K/ F582H/F582K/F583H/F583K/F584H/F584K.
- *5: The power supply current is determined by the external clock. When the low-voltage detection option is selected, the power-supply current will be the sum of adding the current consumption of the low-voltage detection circuit (ILVD) to one of the value from Icc to IccH. In addition, when both the low-voltage detection option and the CR oscillator are selected, the power supply current will be the sum of adding up the current consumption of the low-voltage detection of the low-voltage detection circuit, the current consumption of the CR oscillators (ICRH, IcRL) and a specified value. In on-chip debug mode, the CR oscillator (ICRH) and the low-voltage detection circuit are always enabled, and current consumption therefore increases accordingly.
 - See "24.4 AC Characteristics: Clock Timing" for FCH and FCL.
 - See "24.4 AC Characteristics: Source Clock / Machine Clock" for FMP and FMPL.
- *6: In sub-CR clock mode, the power supply current value is the sum of adding ICRL to ICCLS or ICCT. In addition, when the sub-CR clock mode is selected with FMPL being 50 kHz, the current consumption increases accordingly.

24.4 AC Characteristics

24.4.1 Clock Timing

 $(V_{CC} = 2.4 \text{ V to } 5.5 \text{ V}, \text{ Vss} = 0.0 \text{ V}, \text{ T}_{A} = -40 \text{ }^{\circ}\text{C} \text{ to } +85 \text{ }^{\circ}\text{C})$

_		-	Value			LL – Z.4		
Parameter	Symbol	Pin name	Condition	Min	Тур	Max	Unit	Remarks
	Fсн	X0, X1	_	1		16.25	MHz	When the main oscillation circuit is used
	I CH	X0	X1: open	1	—	12		When the main external clock
		X0, X1	*	1	—	32.5	MHz	is used
				3.92	4	4.08	MHz	Operating conditions • The main CR clock is used. • 0 °C ≤ T _A ≤ +70 °C
	Fcrh		_	3.8	4	4.2	MHz	Operating conditions • The main CR clock is used. • $-40 \text{ °C} \le T_A < 0 \text{ °C},$ $+70 \text{ °C} < T_A \le +85 \text{ °C}$
				7.84	8	8.16	MHz	 Operating conditions PLL multiplication rate: 2 0 °C ≤ T_A ≤ +70 °C
				7.6	8	8.4	MHz	Operating conditions • PLL multiplication rate: 2 • $-40 \text{ °C} \le T_A < 0 \text{ °C},$ $+70 \text{ °C} < T_A \le +85 \text{ °C}$
		ш —		9.8	10	10.2	MHz	 Operating conditions PLL multiplication rate: 2.5 0 °C ≤ T_A ≤ +70 °C
Clock frequency				9.5	10	10.5	MHz	Operating conditions • PLL multiplication rate: 2.5 • $-40 \text{ °C} \le T_A < 0 \text{ °C},$ $+70 \text{ °C} < T_A \le +85 \text{ °C}$
	FMCRPLL			11.76	12	12.24	MHz	Operating conditions • PLL multiplication rate: 3 • $0 \ ^{\circ}C \le T_{A} \le +70 \ ^{\circ}C$
				11.4	12	12.6	MHz	Operating conditions • PLL multiplication rate: 3 • $-40 \text{ °C} \le T_A < 0 \text{ °C},$ $+70 \text{ °C} < T_A \le +85 \text{ °C}$
				15.68	16	16.32		 Operating conditions PLL multiplication rate: 4 0 °C ≤ T_A ≤ +70 °C
				15.2	16	16.8	MHz	 Operating conditions PLL multiplication rate: 4 -40 °C ≤ T_A < 0 °C, +70 °C < T_A ≤ +85 °C
	Eai	X04 V14		_	32.768		kHz	When the suboscillation circuit is used
	Fc∟	X0A, X1A	—		32.768		kHz	When the sub-external clock is used
	FCRL	_	_	50	100	150	kHz	When the sub-CR clock is used




24.4.3 External Reset

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, \text{ Vss} = 0.0 \text{ V}, \text{ T}_{A} = -40 \text{ }^{\circ}\text{C} \text{ to} +85 \text{ }^{\circ}\text{C})$

Parameter	Symbol	Value		Unit	Remarks
Farameter	Symbol	Min	Max	Unit	Neillai KS
RST "L" level pulse width	t rstl	2 tmclk*1	—	ns	In normal operation

*1: See "Source Clock / Machine Clock" for tmclk.



Sampling is executed at the rising edge of the sampling clock*¹, and serial clock delay is enabled*². (ESCR register: SCES bit = 0, ECCR register: SCDE bit = 1)


Parameter	Symbol	Pin name	Condition	Val	Unit	
Farameter	Symbol		Condition	Min	Max	Unit
Serial clock cycle time	tscyc	SCK		5 tмськ* ³	—	ns
SCK $\uparrow \rightarrow$ SOT delay time	t shovi	SCK, SOT	Internal clock	-50	+50	ns
Valid SIN $ ightarrow$ SCK \downarrow	tivsli	SCK, SIN	operation output pin:	tмськ*3 + 80	_	ns
SCK $\downarrow \rightarrow$ valid SIN hold time	tslixi	SCK, SIN	C∟ = 80 pF + 1 TTL	0	_	ns
$\text{SOT} \rightarrow \text{SCK} \downarrow \text{delay time}$	tsovli	SCK, SOT		$3 \ t_{\text{MCLK}^{*3}} - 70$		ns

(Vcc = 5.0 V \pm 10%, Vss = 0.0 V, TA = –40 °C to +85 °C)

*1: There is a function used to choose whether the sampling of reception data is performed at a rising edge or a falling edge of the serial clock.

*2: The serial clock delay function is a function that delays the output signal of the serial clock for half clock.

*3: See "Source Clock / Machine Clock" for tMCLK.



Sampling is executed at the falling edge of the sampling clock^{*1}, and serial clock delay is enabled^{*2}. (ESCR register: SCES bit = 1, ECCR register: SCDE bit = 1)


 $(V_{CC} = 5.0 \text{ V} \pm 10\%, \text{ Vss} = 0.0 \text{ V}, \text{ T}_{A} = -40 \text{ }^{\circ}\text{C} \text{ to } +85 \text{ }^{\circ}\text{C})$

Parameter	Symbol	Pin name	Condition	Va	Unit	
Farameter	Symbol	Fin name	Condition	Min	Max	Unit
Serial clock cycle time	t scyc	SCK		5 t MCLK* ³		ns
SCK $\downarrow \rightarrow$ SOT delay time	t slovi	SCK, SOT	Internal clock	-50	+50	ns
Valid SIN \rightarrow SCK \uparrow	t ivshi	SCK, SIN	operating output pin:	tмськ*3 + 80		ns
SCK $\uparrow \rightarrow$ valid SIN hold time	t shixi	SCK, SIN	C∟ = 80 pF + 1 TTL	0		ns
SOT \rightarrow SCK \uparrow delay time	tsovнi	SCK, SOT	1	$3 t$ MCLK $^{*3} - 70$		ns

*1: There is a function used to choose whether the sampling of reception data is performed at a rising edge or a falling edge of the serial clock.

*2: The serial clock delay function is a function that delays the output signal of the serial clock for half clock.

*3: See "Source Clock / Machine Clock" for tMCLK.



24.4.7 Low-voltage Detection

 $(V_{SS} = 0.0 \text{ V}, T_{A} = -40 \text{ °C to } +85 \text{ °C})$


Parameter	Symbol	Value			Unit	Remarks
		Min	Тур	Max	Unit	Remarks
Release voltage*	V _{DL+}	2.52	2.7	2.88	- V	At power supply rise
		2.61	2.8	2.99		
		2.89	3.1	3.31		
		3.08	3.3	3.52		
Detection voltage*	V _{DL-}	2.43	2.6	2.77	V	At power supply fall
		2.52	2.7	2.88		
		2.80	3	3.20		
		2.99	3.2	3.41		
Hysteresis width	VHYS	_	100		mV	
Power supply start voltage	Voff	_	_	2.3	V	
Power supply end voltage	Von	4.9	_	_	V	
Power supply voltage change time (at power supply rise)	tr	650	_	_	μs	Slope of power supply that the reset release signal generates within the rating (V_{DL+})
Power supply voltage change time (at power supply fall)	tr	650	_		μs	Slope of power supply that the reset detection signal generates within the rating (V_{DL} -)
Reset release delay time	t _{d1}	_	_	30	μs	
Reset detection delay time	t _{d2}	_		30	μs	
LVD threshold voltage transition stabilization time	t stb	10	_	_	μs	


*: The release voltage and the detection voltage can be selected by using the LVD reset voltage selection ID register (LVDR) in the low-voltage detection reset circuit. For details of the LVDR register, refer to "CHAPTER 18 LOW-VOLTAGE DETECTION RESET CIRCUIT" in "New 8FX MB95560H/570H/580H Series Hardware Manual".

24.5.2 Notes on Using A/D Converter

• External impedance of analog input and its sampling time

The A/D converter of the MB95560H/570H/580H Series has a sample and hold circuit. If the external impedance is too high to keep sufficient sampling time, the analog voltage charged to the capacitor of the internal sample and hold circuit is insufficient, adversely affecting A/D conversion precision. Therefore, to satisfy the A/D conversion precision standard, considering the relationship between the external impedance and minimum sampling time, either adjust the register value and operating frequency or decrease the external impedance so that the sampling time is longer than the minimum value. In addition, if sufficient sampling time cannot be secured, connect a capacitor of about 0.1 μ F to the analog input pin.







• A/D conversion error

As |Vcc - Vss| decreases, the A/D conversion error increases proportionately.

27. Ordering Information

Part number	Package		
MB95F562HWQN-G-SNE1			
MB95F562HWQN-G-SNERE1			
MB95F562KWQN-G-SNE1			
MB95F562KWQN-G-SNERE1			
MB95F563HWQN-G-SNE1			
MB95F563HWQN-G-SNERE1	32-pin plastic QFN		
MB95F563KWQN-G-SNE1	(LCC-32P-M19)		
MB95F563KWQN-G-SNERE1			
MB95F564HWQN-G-SNE1			
MB95F564HWQN-G-SNERE1			
MB95F564KWQN-G-SNE1			
MB95F564KWQN-G-SNERE1			
MB95F562HPF-G-SNE2			
MB95F562KPF-G-SNE2			
MB95F563HPF-G-SNE2			
MB95F563KPF-G-SNE2	20-pin plastic SOP		
MB95F564HPF-G-SNE2	(FPT-20P-M09)		
MB95F564KPF-G-SNE2			
MB95F564KPF-G-UNE2			
MB95F562HPFT-G-SNE2			
MB95F562KPFT-G-SNE2			
MB95F563HPFT-G-SNE2			
MB95F563KPFT-G-SNE2	20-pin plastic TSSOP		
MB95F564HPFT-G-SNE2	(FPT-20P-M10)		
MB95F564KPFT-G-SNE2			
MB95F564KPFT-G-UNE2			
MB95F582HWQN-G-SNE1			
MB95F582HWQN-G-SNERE1			
MB95F582KWQN-G-SNE1			
MB95F582KWQN-G-SNERE1			
MB95F583HWQN-G-SNE1			
MB95F583HWQN-G-SNERE1	32-pin plastic QFN		
MB95F583KWQN-G-SNE1	(LCC-32P-M19)		
MB95F583KWQN-G-SNERE1			
MB95F584HWQN-G-SNE1			
MB95F584HWQN-G-SNERE1			
MB95F584KWQN-G-SNE1			
MB95F584KWQN-G-SNERE1			
MB95F582HPFT-G-SNE2			
MB95F582KPFT-G-SNE2			
MB95F583HPFT-G-SNE2	16-pin plastic TSSOP		
MB95F583KPFT-G-SNE2	(FPT-16P-M08)		
MB95F584HPFT-G-SNE2			
MB95F584KPFT-G-SNE2			





Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

ARM [®] Cortex [®] Microcontrollers	cypress.com/arm
Automotive	cypress.com/automotive
Clocks & Buffers	cypress.com/clocks
Interface	cypress.com/interface
Lighting & Power Control	cypress.com/powerpsoc
Memory	cypress.com/memory
PSoC	cypress.com/psoc
Touch Sensing	cypress.com/touch
USB Controllers	cypress.com/usb
Wireless/RF	cypress.com/wireless

PSoC® Solutions

cypress.com/psoc PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

Cypress Developer Community

Community | Forums | Blogs | Video | Training

Technical Support cypress.com/support

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Revised March 29, 2016

[©] Cypress Semiconductor Corporation 2011-2016. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you under its copyright rights in the Software, a personal, non-exclusive, nontransferable license (without the right to sublicense) (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units. Cypress also grants you a personal, non-exclusive, nontransferable, license (without the right to sublicense) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely to the minimum extent that is necessary for you to exercise your rights under the copyright license granted in the previous sentence. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and Company shall and hereby does release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. Company shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress