

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	F ² MC-8FX
Core Size	8-Bit
Speed	16MHz
Connectivity	LINbus, UART/USART
Peripherals	LVD, POR, PWM, WDT
Number of I/O	13
Program Memory Size	8KB (8K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	240 x 8
Voltage - Supply (Vcc/Vdd)	2.4V ~ 5.5V
Data Converters	A/D 5x8/10b
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	16-TSSOP (0.173", 4.40mm Width)
Supplier Device Package	16-TSSOP
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/mb95f582kpft-g-sne2

Part number	MB95F572H	MB95F573H	MB95F574H	MB95	F572K	MB95F573K	MB95F574K			
Parameter \										
8/16-bit composite timer	The timer can be configured as an "8-bit timer × 2 channels" or a "16-bit timer × 1 channel". It has the following functions: interval timer function, PWC function, PWM function and input capture function. Count clock: it can be selected from internal clocks (7 types) and external clocks.									
	 It can output: 				\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	,				
	2 channels Interrupt by e	dge detection (The rising edge e device from the		•	•	in be selected.)			
On-chip debug	1-wire serial of the s	control erial writing (asy	nchronous mod		<u>, </u>					
Watch prescaler	Eight different t	ime intervals ca	an be selected.							
	 It supports automatic programming (Embedded Algorithm), and program/erase/erase-suspend/erase-resume commands. It has a flag indicating the completion of the operation of Embedded Algorithm. Flash security feature for protecting the content of the Flash memory 									
	Number of	program/erase	cycles 1	000	1000	0 100000				
	Data retention time 20 years 10 years 5 years									
Standby mode	Sleep mode, stop mode, watch mode, time-base timer mode									
Package				DIP-8P-M03 FPT-8P-M08						

• MB95580H Series

Part number								
	MB95F582H	MB95F583H	MB95F584H	MB95F582K	MB95F583K	MB95F584K		
Parameter								
Туре			Flash mem	ory product				
Clock								
supervisor counter	It supervises th	e main clock os	scillation.					
Flash memory capacity	8 Kbyte	12 Kbyte	20 Kbyte	8 Kbyte	12 Kbyte	20 Kbyte		
RAM capacity	240 bytes	496 bytes	496 bytes	240 bytes	496 bytes	496 bytes		
Power-on reset			Y	es	•			
Low-voltage		No			Yes			
detection reset		NO			165			
Reset input		Dedicated		Selec	Selected through software			
	 Number of base 	asic instructions	: 136					
	 Instruction bit 	•	: 8 bits					
CPU functions	 Instruction le 	•		: 1 to 3 bytes				
Of O fariotions	 Data bit lengt 		•	nd 16 bits				
	• Minimum instruction execution time: 61.5 ns (machine clock frequency = 16.25 MH.							
	Interrupt processing time : 0.6 µs (machine clock frequency = 16.25 MHz)							
General-	 I/O ports (Ma 	• I/O ports (Max) : 12						
purpose I/O	 CMOS I/O 	: 11		• CMOS I/O : 11				
purpose I/O	 N-ch open dr 	ain: 1		N-ch open drain: 2				

5. Pin Functions (MB95560H Series, 32 pins)

Pin no.	Pin name	I/O circuit type*	Function					
1	PF1	В	General-purpose I/O port					
'	X1	7 P	Main clock I/O oscillation pin					
2	PF0	В	General-purpose I/O port					
	X0	7 P	Main clock input oscillation pin					
3	Vss	_	Power supply pin (GND)					
4	PG2	С	General-purpose I/O port					
1 4	X1A	7	Subclock I/O oscillation pin					
5	PG1	С	General-purpose I/O port					
	X0A		Subclock input oscillation pin					
6	Vcc	_	Power supply pin					
7	С	_	Decoupling capacitor connection pin					
	PF2		General-purpose I/O port					
8	RST	Α	Reset pin					
	KOI		Dedicated reset pin on MB95F562H/F563H/F564H					
	P63		General-purpose I/O port					
9	P03	E	High-current pin					
	TO11		8/16-bit composite timer ch. 1 output pin					
	P62		General-purpose I/O port					
10	_	E	High-current pin					
	TO10		8/16-bit composite timer ch. 1 output pin					
11								
12	NC	_	It is an internally connected pin. Always leave it unconnected.					
13	NO		it is an internally conflected pin. Always leave it disconflected.					
14								
	P00		General-purpose I/O port					
15		D	High-current pin					
	AN00		A/D converter analog input pin					
	P64		General-purpose I/O port					
16		E	High-current pin					
	EC1		8/16-bit composite timer ch. 1 clock input pin					
	P01		General-purpose I/O port					
17		D	High-current pin					
	AN01		A/D converter analog input pin					
	P02		General-purpose I/O port					
			High-current pin					
18	INT02	D	External interrupt input pin					
	AN02		A/D converter analog input pin					
	SCK		LIN-UART clock I/O pin					

9. Pin Functions (MB95580H Series, 16 pins)

Pin no.	Pin name	I/O circuit type*	Function				
4	PF0	В	General-purpose I/O port				
1	X0	В	Main clock input oscillation pin				
2	PF1	В	General-purpose I/O port				
2	X1	7 P	Main clock I/O oscillation pin				
3	Vss	_	Power supply pin (GND)				
4	PG2	С	General-purpose I/O port				
4	X1A	7 0	Subclock I/O oscillation pin				
5	PG1	С	General-purpose I/O port				
3	X0A	7	Subclock input oscillation pin				
6	Vcc	_	Power supply pin				
	PF2		General-purpose I/O port				
7	RST	A	Reset pin Dedicated reset pin on MB95F582H/F583H/F584H				
8	С	_	Decoupling capacitor connection pin				
	P02		General-purpose I/O port High-current pin				
9	INT02	D	External interrupt input pin				
	AN02	7	A/D converter analog input pin				
	SCK	7	LIN-UART clock I/O pin				
10	P01	D	General-purpose I/O port High-current pin				
	AN01		A/D converter analog input pin				
	P03		General-purpose I/O port High-current pin				
11	INT03	D	External interrupt input pin				
	AN03	7	A/D converter analog input pin				
	SOT	7	LIN-UART data output pin				
	P04		General-purpose I/O port				
	INT04		External interrupt input pin				
12	AN04	D	A/D converter analog input pin				
	SIN		LIN-UART data input pin				
	EC0		8/16-bit composite timer ch. 0 clock input pin				

Supply voltage must be stabilized.

A malfunction may occur when power supply voltage fluctuates rapidly even though the fluctuation is within the guaranteed operating range of the Vcc power supply voltage.

As a rule of voltage stabilization, suppress voltage fluctuation so that the fluctuation in Vcc ripple (p-p value) at the commercial frequency (50 Hz/60 Hz) does not exceed 10% of the standard Vcc value, and the transient fluctuation rate does not exceed 0.1 V/ms at a momentary fluctuation such as switching the power supply.

Notes on using the external clock

When an external clock is used, oscillation stabilization wait time is required for power-on reset, wake-up from subclock mode or stop mode.

13. Pin Connection

Treatment of unused pins

If an unused input pin is left unconnected, a component may be permanently damaged due to malfunctions or latchups. Always pull up or pull down an unused input pin through a resistor of at least 2 k Ω . Set an unused input/output pin to the output state and leave it unconnected, or set it to the input state and treat it the same as an unused input pin. If there is an unused output pin, leave it unconnected.

Power supply pins

To reduce unnecessary electro-magnetic emission, prevent malfunctions of strobe signals due to an increase in the ground level, and conform to the total output current standard, always connect the Vcc pin and the Vss pin to the power supply and ground outside the device. In addition, connect the current supply source to the Vcc pin and the Vss pin with low impedance.

It is also advisable to connect a ceramic capacitor of approximately 0.1 µF as a decoupling capacitor between the Vcc pin and the Vss pin at a location close to this device.

• DBG pin

Connect the DBG pin to an external pull-up resistor of 2 k Ω or above.

After power-on, ensure that the DBG pin does not stay at "L" level until the reset output is released.

The DBG pin becomes a communication pin in debug mode. Since the actual pull-up resistance depends on the tool used and the interconnection length, refer to the tool document when selecting a pull-up resistor.

• RST pin


Connect the \overline{RST} pin to an external pull-up resistor of 2 k Ω or above.

To prevent the device from unintentionally entering the reset mode due to noise, minimize the interconnection length between a pull-up resistor and the RST pin and that between a pull-up resistor and the Vcc pin when designing the layout of the printed circuit board.


The PF2/RST pin functions as the reset input/output pin after power-on. In addition, the reset output of the PF2/RST pin can be enabled by the RSTOE bit in the SYSC register, and the reset input function and the general purpose I/O function can be selected by the RSTEN bit in the SYSC register.

C pin


Use a ceramic capacitor or a capacitor with equivalent frequency characteristics. The decoupling capacitor for the Vcc pin must have a capacitance equal to or larger than the capacitance of Cs. For the connection to a decoupling capacitor Cs, see the diagram below. To prevent the device from unintentionally entering a mode to which the device is not set to transit due to noise, minimize the distance between the C pin and Cs and the distance between Cs and the Vss pin when designing the layout of a printed circuit board.




14. Block Diagram (MB95560H Series)



15. Block Diagram (MB95570H Series)



16. Block Diagram (MB95580H Series)



Address	Register abbreviation	Register name	R/W	Initial value
006Сн	ADC1	8/10-bit A/D converter control register 1	R/W	0000000в
006Dн	ADC2	8/10-bit A/D converter control register 2	R/W	0000000В
006Ен	ADDH	8/10-bit A/D converter data register (upper)	R/W	0000000В
006Fн	ADDL	8/10-bit A/D converter data register (lower)	R/W	0000000в
0070н	_	(Disabled)	_	_
0071н	FSR2	Flash memory status register 2	R/W	0000000В
0072н	FSR	Flash memory status register	R/W	000Х0000в
0073н	SWRE0	Flash memory sector write control register 0	R/W	0000000В
0074н	FSR3	Flash memory status register 3	R	000XXXXXB
0075н	FSR4	Flash memory status register 4	R/W	0000000В
0076н	WREN	Wild register address compare enable register	R/W	0000000В
0077н	WROR	Wild register data test setting register	R/W	0000000В
0078н	_	Mirror of register bank pointer (RP) and direct bank pointer (DP)	_	_
0079н	ILR0	Interrupt level setting register 0	R/W	11111111В
007Ан	ILR1	Interrupt level setting register 1	R/W	111111111в
007Вн,		(Dinablad)		
007Сн	_	(Disabled)		_
007Dн	ILR4	Interrupt level setting register 4		111111111
007Ен	ILR5	Interrupt level setting register 5		111111111
007Fн	_	(Disabled)	<u> </u>	_
0F80 _H	WRARH0	Wild register address setting register (upper) ch. 0	R/W	0000000В
0F81н	WRARL0	Wild register address setting register (lower) ch. 0	R/W	0000000В
0F82н	WRDR0	Wild register data setting register ch. 0	R/W	0000000В
0F83н	WRARH1	Wild register address setting register (upper) ch. 1	R/W	0000000В
0F84н	WRARL1	Wild register address setting register (lower) ch. 1	R/W	0000000В
0F85⊦	WRDR1	Wild register data setting register ch. 1	R/W	0000000В
0F86н	WRARH2	Wild register address setting register (upper) ch. 2	R/W	0000000В
0F87н	WRARL2	Wild register address setting register (lower) ch. 2	R/W	0000000В
0F88н	WRDR2	Wild register data setting register ch. 2	R/W	0000000В
0F89н				
to	_	(Disabled)	_	_
0F91н				
0F92н	T01CR0	8/16-bit composite timer 01 status control register 0		0000000В
0F93н	T00CR0	8/16-bit composite timer 00 status control register 0		0000000В
0F94 _H	T01DR	8/16-bit composite timer 01 data register		0000000В
0F95⊦	T00DR	8/16-bit composite timer 00 data register		0000000В
0F96⊦	TMCR0	8/16-bit composite timer 00/01 timer mode control register	R/W	0000000В
0F97н		/5		
to	_	(Disabled)	-	_
0FC2н				

23. Interrupt Source Table (MB95580H Series)

		Vector tab	le address		Priority order of	
Interrupt source	Interrupt request number	Upper	Lower	Bit name of interrupt level setting register	interrupt sources of the same level (occurring simultaneously)	
External interrupt ch. 4	IRQ00	FFFA⊦	FFFB⊦	L00 [1:0]	High	
External interrupt ch. 5	IRQ01	FFF8 _H	FFF9 _H	L01 [1:0]	A	
External interrupt ch. 2	IRQ02	FFF6 _H	FFF7 _H	L02 [1:0]		
External interrupt ch. 6	IRQUZ	ГГГОН	ГГГ/Н	L02 [1.0]		
External interrupt ch. 3	IRQ03	FFF4 _H	FFF5⊦	L03 [1:0]		
External interrupt ch. 7	IRQUS		ГГГЭН	LU3 [1.0]		
_	IRQ04	FFF2 _H	FFF3 _H	L04 [1:0]		
8/16-bit composite timer ch. 0 (lower)	IRQ05	FFF0 _H	FFF1 _H	L05 [1:0]		
8/16-bit composite timer ch. 0 (upper)	IRQ06	FFEEH	FFEFH	L06 [1:0]		
LIN-UART (reception)	IRQ07	FFECH	FFED⊦	L07 [1:0]		
LIN-UART (transmission)	IRQ08	FFEAH	FFEB _H	L08 [1:0]		
_	IRQ09	FFE8 _H	FFE9⊦	L09 [1:0]		
_	IRQ10	FFE6 _H	FFE7 _H	L10 [1:0]		
_	IRQ11	FFE4 _H	FFE5 _H	L11 [1:0]		
_	IRQ12	FFE2 _H	FFE3 _H	L12 [1:0]		
_	IRQ13	FFE0 _H	FFE1 _H	L13 [1:0]		
_	IRQ14	FFDE _H	FFDF _H	L14 [1:0]		
_	IRQ15	FFDC⊦	FFDD _H	L15 [1:0]		
_	IRQ16	FFDA⊦	FFDB⊦	L16 [1:0]		
_	IRQ17	FFD8 _H	FFD9 _H	L17 [1:0]		
8/10-bit A/D converter	IRQ18	FFD6 _H	FFD7 _H	L18 [1:0]		
Time-base timer	IRQ19	FFD4 _H	FFD5 _H	L19 [1:0]		
Watch prescaler	IRQ20	FFD2 _H	FFD3 _H	L20 [1:0]		
_	IRQ21	FFD0 _H	FFD1 _H	L21 [1:0]		
_	IRQ22	FFCEH	FFCFH	L22 [1:0]	▼	
Flash memory	IRQ23	FFCCh	FFCD _H	L23 [1:0]	Low	

24. Electrical Characteristics

24.1 Absolute Maximum Ratings

Danamatan		Rating		11!4		
Parameter	Symbol	Min	Max	Unit	Remarks	
Power supply voltage*1	Vcc	Vss - 0.3	Vss + 6	V		
Input voltage*1	Vı	Vss - 0.3	Vss + 6	V	*2	
Output voltage*1	Vo	Vss - 0.3	Vss + 6	V	*2	
Maximum clamp current	I CLAMP	-2	+2	mA	Applicable to specific pins*3	
Total maximum clamp current	$\Sigma I_CLAMP $	_	20	mA	Applicable to specific pins*3	
"L" level maximum output current	lol		15	mA		
"L" level average current	lolav1		4	mA	Other than P00 to P03, P05 to P07, P62 to P64 ^{*4} Average output current= operating current × operating ratio (1 pin)	
	lolav2		12		P00 to P03, P05 to P07, P62 to P64 ^{*4} Average output current= operating current × operating ratio (1 pin)	
"L" level total maximum output current	Σ lol	_	100	mA		
"L" level total average output current	Σ lolav	_	50	mA	Total average output current= operating current × operating ratio (Total number of pins)	
"H" level maximum output current	Іон	_	-15	mA		
"H" level average	Iонаv1	_	-4	mA	Other than P00 to P03, P05 to P07, P62 to P64 ^{*4} Average output current= operating current × operating ratio (1 pin)	
current	lohav2	-8			P00 to P03, P05 to P07, P62 to P64 ^{'4} Average output current= operating current × operating ratio (1 pin)	
"H" level total maximum output current	ΣІон		-100	mA		
"H" level total average output current	ΣΙομαν	_	-50	mA	Total average output current= operating current × operating ratio (Total number of pins)	
Power consumption	Pd	_	320	mW		
Operating temperature	TA	-40	+85	°C		
Storage temperature	T _{stg}	-55	+150	°C		


^{*1:} These parameters are based on the condition that Vss is 0.0 V.

24.2 Recommended Operating Conditions

(Vss = 0.0 V)

Parameter	Symbol	Value		Unit	Remarks			
Parameter	Syllibol	Min Max Onit			Kein	i/ciiiai və		
		2.4*1, *2	5.5* ¹		In normal operation	Other than on-chip debug		
Power supply	Vcc	2.3	V		Hold condition in stop mode	mode		
voltage	V CC	2.9			In normal operation	On-chip debug mode		
		2.3	5.5		Hold condition in stop mode	On-chip debug mode		
Decoupling capacitor	Cs	0.022	1	μF	*3			
Operating	Operating T _A -40 +85 °C Other than on-chip debug n		ode					
temperature	IA	+5	+35		On-chip debug mode			

- *1: The value varies depending on the operating frequency, the machine clock and the analog guaranteed range.
- *2: The minimum power supply voltage becomes 2.88 V when a product with the low-voltage detection reset is used.
- *3: Use a ceramic capacitor or a capacitor with equivalent frequency characteristics. The decoupling capacitor for the Vcc pin must have a capacitance equal to or larger than the capacitance of Cs. For the connection to a decoupling capacitor Cs, see the diagram below. To prevent the device from unintentionally entering an unknown mode due to noise, minimize the distance between the C pin and Cs and the distance between Cs and the Vss pin when designing the layout of a printed circuit board.



*: Connect the DBG pin to an external pull-up resistor of 2 k Ω or above. After power-on, ensure that the DBG pin does not stay at "L" level until the reset output is released. The DBG pin becomes a communication pin in debug mode. Since the actual pull-up resistance depends on the tool used and the interconnection length, refer to the tool document when selecting a pull-up resistor.

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated under these conditions.

Any use of semiconductor devices will be under their recommended operating condition.

Operation under any conditions other than these conditions may adversely affect reliability of device and could result in device failure.

No warranty is made with respect to any use, operating conditions or combinations not represented on this data sheet. If you are considering application under any conditions other than listed herein, please contact sales representatives beforehand.

		1	(v	cc – J. 0		70, V 33 -	– U.U V	7, 1A = -40 C 10 + 6
Parameter	Symbol	Pin name	Condition		Value		Unit	Remarks
Farameter Symbol		Finalle	Condition	Min	Typ*1	Max*2	Oill	iveillat k3
	llvd		Current consumption for the low-voltage detection circuit	_	3.6	6.6	μΑ	
	Іскн	Vcc	Current consumption for the main CR oscillator		220	280	μΑ	
Power supply current*5	Icrl		Current consumption for the sub-CR oscillator oscillating at 100 kHz	_	5.1	9.3	μA	
Instby			Current consumption difference between normal standby mode and deep standby mode TA = +25 °C	_	20	30	μА	

 $(Vcc = 5.0 V \pm 10\%, Vss = 0.0 V, T_A = -40 °C to +85 °C)$

- *5: The power supply current is determined by the external clock. When the low-voltage detection option is selected, the power-supply current will be the sum of adding the current consumption of the low-voltage detection circuit (ILVD) to one of the value from Icc to Icch. In addition, when both the low-voltage detection option and the CR oscillator are selected, the power supply current will be the sum of adding up the current consumption of the low-voltage detection circuit, the current consumption of the CR oscillators (ICRH, ICRL) and a specified value. In on-chip debug mode, the CR oscillator (ICRH) and the low-voltage detection circuit are always enabled, and current consumption therefore increases accordingly.
 - See "24.4 AC Characteristics: Clock Timing" for Fch and Fcl.
 - See "24.4 AC Characteristics: Source Clock / Machine Clock" for FMP and FMPL.

^{*1:} $Vcc = 5.0 \text{ V. } T_A = +25 \text{ }^{\circ}\text{C}$

^{*2:} Vcc = 5.5 V, $T_A = +85 ^{\circ}\text{C}$ (unless otherwise specified)

^{*3:} P00, P62, P63 and P64 are only available on MB95F562H/F562K/F563H/F563K/F564H/F564K.

^{*4:} P01, P02, P03, P07, PF0, PF1, PG1 and PG2 are only available on MB95F562H/F562K/F563H/F563K/F564H/F564K/F582H/F582K/F583H/F583K/F584H/F584K.

^{*6:} In sub-CR clock mode, the power supply current value is the sum of adding Icrl to Iccls or Iccl. In addition, when the sub-CR clock mode is selected with FMPL being 50 kHz, the current consumption increases accordingly.

24.4.2 Source Clock / Machine Clock

 $(Vcc = 5.0 V \pm 10\%, Vss = 0.0 V, TA = -40 °C to +85 °C)$


D	0	Pin	Value		11	Domonko		
Parameter	Symbol	name	Min	Тур	Max	Unit	Remarks	
							When the main external clock is used	
			61.5	_	2000	ns	Min: Fcн = 32.5 MHz, divided by 2	
							Max: Fcн = 1 MHz, divided by 2	
							When the main CR clock is used	
Source clock	t sclk		62.5	_	1000	ns	Min: Fcrh = 4 MHz, multiplied by 4	
cycle time*1	ISCLK						Max: Fcrh = 4 MHz, divided by 4	
				61		μs	When the suboscillation clock is used	
				01		μο	FcL = 32.768 kHz, divided by 2	
				20		μs	When the sub-CR clock is used	
				20			Fcrl = 100 kHz, divided by 2	
	Fsp		0.5	_	16.25	MHz	When the main oscillation clock is used	
Source clock	1 35		_	4	_	MHz		
frequency			_	_	16.384		kHz	When the suboscillation clock is used
почасноу	FSPL		_	50	-	kHz	When the sub-CR clock is used	
							FCRL = 100 kHz, divided by 2	
			61.5	_	32000	ns	When the main oscillation clock is used	
							Min: F _{SP} = 16.25 MHz, no division	
							Max: F _{SP} = 0.5 MHz, divided by 16	
Machine clock				_	1000		When the main CR clock is used	
cycle time*2			250			ns	Min: F _{SP} = 4 MHz, no division	
(minimum	t MCLK						Max: F _{SP} = 4 MHz, divided by 4	
instruction	LIVICER						When the suboscillation clock is used	
execution			61	_	976.5	μs	Min: F _{SPL} = 16.384 kHz, no division	
time)							Max: F _{SPL} = 16.384 kHz, divided by 16	
							When the sub-CR clock is used	
			20	_	320	μs	Min: Fspl = 50 kHz, no division	
							Max: F _{SPL} = 50 kHz, divided by 16	
	Fмp		0.031	_	16.25	MHz	When the main oscillation clock is used	
Machine clock	F MP		0.25	_	16	MHz	When the main CR clock is used	
frequency		_	1.024	_	16.384	kHz	When the suboscillation clock is used	
nequency	FMPL		3.125		50	kHz	When the sub-CR clock is used	
			J. 12J		JU	KI IZ	Fcrl = 100 kHz	

^{*1:} This is the clock before it is divided according to the division ratio set by the machine clock division ratio select bits (SYCC:DIV[1:0]). This source clock is divided to become a machine clock according to the division ratio set by the machine clock division ratio select bits (SYCC:DIV[1:0]). In addition, a source clock can be selected from the following.

- Main clock divided by 2
- Main CR clock
- PLL multiplication of main CR clock (Select a multiplication rate from 2, 2.5, 3 and 4.)
- Subclock divided by 2
- Sub-CR clock divided by 2

- Source clock (no division)
- Source clock divided by 4
- Source clock divided by 8
- Source clock divided by 16


^{*2:} This is the operating clock of the microcontroller. A machine clock can be selected from the following.




24.5.2 Notes on Using A/D Converter

• External impedance of analog input and its sampling time

The A/D converter of the MB95560H/570H/580H Series has a sample and hold circuit. If the external impedance is too high to keep sufficient sampling time, the analog voltage charged to the capacitor of the internal sample and hold circuit is insufficient, adversely affecting A/D conversion precision. Therefore, to satisfy the A/D conversion precision standard, considering the relationship between the external impedance and minimum sampling time, either adjust the register value and operating frequency or decrease the external impedance so that the sampling time is longer than the minimum value. In addition, if sufficient sampling time cannot be secured, connect a capacitor of about 0.1 μ F to the analog input pin.






• A/D conversion error

As |Vcc - Vss| decreases, the A/D conversion error increases proportionately.

24.5.3 Definitions of A/D Converter Terms


- Resolution
 - It indicates the level of analog variation that can be distinguished by the A/D converter.
 - When the number of bits is 10, analog voltage can be divided into $2^{10} = 1024$.
- Linearity error (unit: LSB)
 - It indicates how much an actual conversion value deviates from the straight line connecting the zero transition point ("000000000" $\leftarrow \rightarrow$ "0000000001") of a device to the full-scale transition point ("1111111111" $\leftarrow \rightarrow$ "1111111110") of the same device.
- Differential linear error (unit: LSB)
 - It indicates how much the input voltage required to change the output code by 1 LSB deviates from an ideal value.
- Total error (unit: LSB)
 - It indicates the difference between an actual value and a theoretical value. The error can be caused by a zero transition error, a full-scale transition errors, a linearity error, a quantum error, or noise.




27. Ordering Information

Part number	Package
MB95F562HWQN-G-SNE1	
MB95F562HWQN-G-SNERE1	
MB95F562KWQN-G-SNE1	
MB95F562KWQN-G-SNERE1	
MB95F563HWQN-G-SNE1	
MB95F563HWQN-G-SNERE1	32-pin plastic QFN
MB95F563KWQN-G-SNE1	(LCC-32P-M19)
MB95F563KWQN-G-SNERE1	
MB95F564HWQN-G-SNE1	
MB95F564HWQN-G-SNERE1	
MB95F564KWQN-G-SNE1	
MB95F564KWQN-G-SNERE1	
MB95F562HPF-G-SNE2	
MB95F562KPF-G-SNE2	
MB95F563HPF-G-SNE2	20 nin plantia SOR
MB95F563KPF-G-SNE2	20-pin plastic SOP
MB95F564HPF-G-SNE2	(FPT-20P-M09)
MB95F564KPF-G-SNE2	
MB95F564KPF-G-UNE2	
MB95F562HPFT-G-SNE2	
MB95F562KPFT-G-SNE2	
MB95F563HPFT-G-SNE2	00 1 1 1 70000
MB95F563KPFT-G-SNE2	20-pin plastic TSSOP
MB95F564HPFT-G-SNE2	(FPT-20P-M10)
MB95F564KPFT-G-SNE2	
MB95F564KPFT-G-UNE2	
MB95F582HWQN-G-SNE1	
MB95F582HWQN-G-SNERE1	
MB95F582KWQN-G-SNE1	
MB95F582KWQN-G-SNERE1	
MB95F583HWQN-G-SNE1	
MB95F583HWQN-G-SNERE1	32-pin plastic QFN
MB95F583KWQN-G-SNE1	(LCC-32P-M19)
MB95F583KWQN-G-SNERE1	,
MB95F584HWQN-G-SNE1	
MB95F584HWQN-G-SNERE1	
MB95F584KWQN-G-SNE1	
MB95F584KWQN-G-SNERE1	
MB95F582HPFT-G-SNE2	
MB95F582KPFT-G-SNE2	
MB95F583HPFT-G-SNE2	16-pin plastic TSSOP
MB95F583KPFT-G-SNE2	(FPT-16P-M08)
MB95F584HPFT-G-SNE2	` '
MB95F584KPFT-G-SNE2	

20-pin plastic TSSOP	Lead pitch	0.65 mm
	Package width × package length	4.40 mm × 6.50 mm
	Lead shape	Gullwing
	Sealing method	Plastic mold
	Mounting height	1.20 mm MAX
	Weight	0.08 g
(FPT-20P-M10)		



8-pin plastic DIP	Lead pitch	2.54 mm
	Sealing method	Plastic mold
(DIP-8P-M03)		



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

ARM® Cortex® Microcontrollers cypress.com/arm Automotive cypress.com/automotive Clocks & Buffers cypress.com/clocks Interface cypress.com/interface Lighting & Power Control cypress.com/powerpsoc Memory cypress.com/memory **PSoC** cypress.com/psoc Touch Sensing cypress.com/touch **USB Controllers** cypress.com/usb Wireless/RF cypress.com/wireless

PSoC® Solutions

cypress.com/psoc

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

Cypress Developer Community

Community | Forums | Blogs | Video | Training

Technical Support

cypress.com/support

© Cypress Semiconductor Corporation 2011-2016. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you under its copyright rights in the Software, a personal, non-exclusive, nontransferable license (without the right to sublicense) (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units. Cypress also grants you a personal, non-exclusive, nontransferable, license (without the right to sublicense) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely to the minimum extent that is necessary for you to exercise your rights under the copyright license granted in the previous sentence. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and Company shall and hereby does release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. Company shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.