

Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

B-4-9-	
Details	
Product Status	Obsolete
Core Processor	F <sup>2</sup> MC-16FX
Core Size	16-Bit
Speed	32MHz
Connectivity	CANbus, I <sup>2</sup> C, LINbus, SCI, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	101
Program Memory Size	288KB (288K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	24K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 29x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	120-LQFP
Supplier Device Package	120-LQFP (16x16)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/mb96f656rbpmc-gse1



#### Non Maskable Interrupt

- Disabled after reset, can be enabled by Boot-ROM depending on ROM configuration block
- ■Once enabled, can not be disabled other than by reset
- High or Low level sensitive
- ■Pin shared with external interrupt 0

#### I/O Ports

- ■Most of the external pins can be used as general purpose I/O
- All push-pull outputs (except when used as I<sup>2</sup>C SDA/SCL line)
- ■Bit-wise programmable as input/output or peripheral signal
- ■Bit-wise programmable input enable
- One input level per GPIO-pin (either Automotive or CMOS hysteresis)
- ■Bit-wise programmable pull-up resistor

## **Built-in On Chip Debugger (OCD)**

- ■One-wire debug tool interface
- ■Break function:
  - ☐ Hardware break: 6 points (shared with code event)
  - □-Software break: 4096 points
- ■Event function
  - □ Code event: 6 points (shared with hardware break)
  - □-Data event: 6 points
  - □ Event sequencer: 2 levels + reset
- ■Execution time measurement function
- ■Trace function: 42 branches
- Security function

### **Flash Memory**

- Dual operation flash allowing reading of one Flash bank while programming or erasing the other bank
- Command sequencer for automatic execution of programming algorithm and for supporting DMA for programming of the Flash Memory
- Supports automatic programming, Embedded Algorithm
- ■Write/Erase/Erase-Suspend/Resume commands
- A flag indicating completion of the automatic algorithm
- ■Erase can be performed on each sector individually
- Sector protection
- ■Flash Security feature to protect the content of the Flash
- ■Low voltage detection during Flash erase or write



Pin name	Feature	Description
TOTn	Reload Timer	Reload Timer n output pin
TOTn_R	Reload Timer	Relocated Reload Timer n output pin
TTGn	PPG	Programmable Pulse Generator n trigger input pin
TXn	CAN	CAN interface n TX output pin
Vcc	Supply	Power supply pin
Vss	Supply	Power supply pin
WOT	RTC	Real Time clock output pin
WOT_R	RTC	Relocated Real Time clock output pin
X0	Clock	Oscillator input pin
X0A	Clock	Subclock Oscillator input pin
X1	Clock	Oscillator output pin
X1A	Clock	Subclock Oscillator output pin
ZINn	QPRC	Quadrature Position/Revolution Counter Unit n input pin



Pin no.	I/O circuit type*	Pin name
76	Н	P11_5 / PPG4_R
77	Н	P11_6 / FRCK0_R / ZIN1
78	Н	P11_7 / IN0_R / AIN1
79	Н	P12_0 / IN1_R / BIN1
80	Н	P12_1 / TIN1_R / PPG0_B
81	Н	P12_2 / TOT1_R / PPG1_B
82	Н	P12_3 / OUT2_R
83	Н	P12_4 / OUT3_R
84	Н	P12_5 / TIN2_R / PPG2_B
85	Н	P12_6 / TOT2_R / PPG3_B
86	Н	P12_7 / INT1_R
87	Н	P00_0 / INT3_R / FRCK2
88	Н	P00_1 / INT4_R
89	Н	P00_2 / INT5_R
90	Supply	Vcc
91	Supply	Vss
92	Н	P00_3 / INT6_R / PPG8_B
93	Н	P00_4 / INT7_R / PPG9_B
94	Н	P00_5 / IN6 / TTG2 / TTG6 / PPG10_B
95	Н	P00_6 / IN7 / TTG3 / TTG7 / PPG11_B
96	Н	P00_7 / INT14
97	М	P01_0 / SCK7
98	Н	P01_1 / CKOT1 / OUT0 / SOT7
99	М	P01_2 / CKOTX1 / OUT1 / INT15 / SIN7
100	Н	P01_3 / PPG5
101	М	P01_4 / SIN4 / INT8
102	Н	P01_5 / S0T4
103	М	P01_6 / SCK4 / TTG12
104	М	P01_7 / CKOTX1_R / INT9 / TTG13 / ZIN0 / SCK7_R
105	Н	P02_0 / CKOT1_R / INT10 / TTG14 / AIN0 / SOT7_R
106	Н	P02_1 / IN6_R / TTG15
107	М	P02_2 / IN7_R / CKOT0_R / INT12 / BIN0 / SIN7_R
108	Н	P02_3 / PPG12_B
109	Н	P02_4 / PPG13_B
110	M	P02_5 / OUT0_R / INT13 / SIN5_R
111	Н	P02_6 / OUT1_R
112	Н	P02_7 / PPG5_R
113	Н	P03_0 / PPG4_B
114	Н	P03_1 / PPG5_B



# 10. Serial Programming Communication Interface

USART pins for Flash serial programming (MD = 0, DEBUG I/F = 0, Serial Communication mode)

MB96650									
Pin Number	USART Number	Normal Function							
8		SIN0							
9	USART0	SOT0							
10		SCK0							
3		SIN1							
4	USART1	SOT1							
5		SCK1							
56		SIN2							
57	USART2	SOT2							
58		SCK2							
101		SIN4							
102	USART4	SOT4							
103		SCK4							



Vector number	Offset in vector table	Vector name	Cleared by DMA	Index in ICR to program	Description
40	35C <sub>H</sub>	PPG2	Yes	40	Programmable Pulse Generator 2
41	358 <sub>H</sub>	PPG3	Yes	41	Programmable Pulse Generator 3
42	354 <sub>H</sub>	PPG4	Yes	42	Programmable Pulse Generator 4
43	350 <sub>H</sub>	PPG5	Yes	43	Programmable Pulse Generator 5
44	34C <sub>H</sub>	PPG6	Yes	44	Programmable Pulse Generator 6
45	348 <sub>H</sub>	PPG7	Yes	45	Programmable Pulse Generator 7
46	344 <sub>H</sub>	PPG8	Yes	46	Programmable Pulse Generator 8
47	340 <sub>H</sub>	PPG9	Yes	47	Programmable Pulse Generator 9
48	33C <sub>H</sub>	PPG10	Yes	48	Programmable Pulse Generator 10
49	338 <sub>H</sub>	PPG11	Yes	49	Programmable Pulse Generator 11
50	334 <sub>H</sub>	PPG12	Yes	50	Programmable Pulse Generator 12
51	330 <sub>H</sub>	PPG13	Yes	51	Programmable Pulse Generator 13
52	32C <sub>H</sub>	PPG14	Yes	52	Programmable Pulse Generator 14
53	328 <sub>H</sub>	PPG15	Yes	53	Programmable Pulse Generator 15
54	324 <sub>H</sub>	-	-	54	Reserved
55	320 <sub>H</sub>	-	-	55	Reserved
56	31C <sub>H</sub>	-	-	56	Reserved
57	318 <sub>H</sub>	-	-	57	Reserved
58	314 <sub>H</sub>	RLT0	Yes	58	Reload Timer 0
59	310 <sub>H</sub>	RLT1	Yes	59	Reload Timer 1
60	30C <sub>H</sub>	RLT2	Yes	60	Reload Timer 2
61	308 <sub>H</sub>	RLT3	Yes	61	Reload Timer 3
62	304 <sub>H</sub>	-	-	62	Reserved
63	300 <sub>H</sub>	-	-	63	Reserved
64	2FC <sub>H</sub>	RLT6	Yes	64	Reload Timer 6
65	2F8 <sub>H</sub>	ICU0	Yes	65	Input Capture Unit 0
66	2F4 <sub>H</sub>	ICU1	Yes	66	Input Capture Unit 1
67	2F0 <sub>H</sub>	-	-	67	Reserved
68	2EC <sub>H</sub>	-	-	68	Reserved
69	2E8 <sub>H</sub>	ICU4	Yes	69	Input Capture Unit 4
70	2E4 <sub>H</sub>	ICU5	Yes	70	Input Capture Unit 5
71	2E0 <sub>H</sub>	ICU6	Yes	71	Input Capture Unit 6
72	2DC <sub>H</sub>	ICU7	Yes	72	Input Capture Unit 7
73	2D8 <sub>H</sub>	-	-	73	Reserved
74	2D4 <sub>H</sub>	ICU9	Yes	74	Input Capture Unit 9
75	2D0 <sub>H</sub>	-	-	75	Reserved
76	2CC <sub>H</sub>	-	-	76	Reserved
77	2C8 <sub>H</sub>	OCU0	Yes	77	Output Compare Unit 0
78	2C4 <sub>H</sub>	OCU1	Yes	78	Output Compare Unit 1
79	2C0 <sub>H</sub>	OCU2	Yes	79	Output Compare Unit 2
80	2BC <sub>H</sub>	OCU3	Yes	80	Output Compare Unit 3



Vector number	Offset in vector table	Vector name	Cleared by DMA	Index in ICR to program	Description
81	2B8 <sub>H</sub>	OCU4	Yes	81	Output Compare Unit 4
82	2B4 <sub>H</sub>	-	-	82	Reserved
83	2B0 <sub>H</sub>	OCU6	Yes	83	Output Compare Unit 6
84	2AC <sub>H</sub>	OCU7	Yes	84	Output Compare Unit 7
85	2A8 <sub>H</sub>	-	-	85	Reserved
86	2A4 <sub>H</sub>	-	-	86	Reserved
87	2A0 <sub>H</sub>	-	-	87	Reserved
88	29C <sub>H</sub>	-	-	88	Reserved
89	298 <sub>H</sub>	FRT0	Yes	89	Free-Running Timer 0
90	294 <sub>H</sub>	FRT1	Yes	90	Free-Running Timer 1
91	290н	FRT2	Yes	91	Free-Running Timer 2
92	28C <sub>H</sub>	-	-	92	Reserved
93	288 <sub>H</sub>	RTC0	No	93	Real Time Clock
94	284 <sub>H</sub>	CAL0	No	94	Clock Calibration Unit
95	280 <sub>H</sub>	-	-	95	Reserved
96	27C <sub>H</sub>	IIC0	Yes	96	I <sup>2</sup> C interface 0
97	278 <sub>H</sub>	IIC1	Yes	97	I <sup>2</sup> C interface 1
98	274 <sub>H</sub>	ADC0	Yes	98	A/D Converter 0
99	270 <sub>H</sub>	-	-	99	Reserved
100	26C <sub>H</sub>	-	-	100	Reserved
101	268 <sub>H</sub>	LINR0	Yes	101	LIN USART 0 RX
102	264 <sub>H</sub>	LINT0	Yes	102	LIN USART 0 TX
103	260 <sub>H</sub>	LINR1	Yes	103	LIN USART 1 RX
104	25C <sub>H</sub>	LINT1	Yes	104	LIN USART 1 TX
105	258н	LINR2	Yes	105	LIN USART 2 RX
106	254 <sub>H</sub>	LINT2	Yes	106	LIN USART 2 TX
107	250 <sub>H</sub>	-	-	107	Reserved
108	24C <sub>H</sub>	-	-	108	Reserved
109	248н	LINR4	Yes	109	LIN USART 4 RX
110	244 <sub>H</sub>	LINT4	Yes	110	LIN USART 4 TX
111	240 <sub>H</sub>	LINR5	Yes	111	LIN USART 5 RX
112	23C <sub>H</sub>	LINT5	Yes	112	LIN USART 5 TX
113	238 <sub>H</sub>	-	-	113	Reserved
114	234 <sub>H</sub>	-	-	114	Reserved
115	230 <sub>H</sub>	LINR7	Yes	115	LIN USART 7 RX
116	22C <sub>H</sub>	LINT7	Yes	116	LIN USART 7 TX
117	228 <sub>H</sub>	-	-	117	Reserved
118	224 <sub>H</sub>	-	-	118	Reserved
119	220 <sub>H</sub>	-	-	119	Reserved
120	21C <sub>H</sub>	-	-	120	Reserved



# 12. Handling Precautions

Any semiconductor devices have inherently a certain rate of failure. The possibility of failure is greatly affected by the conditions in which they are used (circuit conditions, environmental conditions, etc.). This page describes precautions that must be observed to minimize the chance of failure and to obtain higher reliability from your Spansion semiconductor devices.

#### 12.1 Precautions for Product Design

This section describes precautions when designing electronic equipment using semiconductor devices.

#### ■ Absolute Maximum Ratings

Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of certain established limits, called absolute maximum ratings. Do not exceed these ratings.

#### ■Recommended Operating Conditions

Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.

Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their sales representative beforehand.

#### ■Processing and Protection of Pins

These precautions must be followed when handling the pins which connect semiconductor devices to power supply and input/output functions.

(1) Preventing Over-Voltage and Over-Current Conditions

Exposure to voltage or current levels in excess of maximum ratings at any pin is likely to cause deterioration within the device, and in extreme cases leads to permanent damage of the device. Try to prevent such overvoltage or over-current conditions at the design stage.

#### (2) Protection of Output Pins

Shorting of output pins to supply pins or other output pins, or connection to large capacitance can cause large current flows. Such conditions if present for extended periods of time can damage the device. Therefore, avoid this type of connection.

#### (3) Handling of Unused Input Pins

Unconnected input pins with very high impedance levels can adversely affect stability of operation. Such pins should be connected through an appropriate resistance to a power supply pin or ground pin.

#### ■Latch-up

Semiconductor devices are constructed by the formation of P-type and N-type areas on a substrate. When subjected to abnormally high voltages, internal parasitic PNPN junctions (called thyristor structures) may be formed, causing large current levels in excess of several hundred mA to flow continuously at the power supply pin. This condition is called latch-up.

CAUTION: The occurrence of latch-up not only causes loss of reliability in the semiconductor device, but can cause injury or damage from high heat, smoke or flame. To prevent this from happening, do the following:

- (1) Be sure that voltages applied to pins do not exceed the absolute maximum ratings. This should include attention to abnormal noise, surge levels, etc.
- (2) Be sure that abnormal current flows do not occur during the power-on sequence.

## ■Observance of Safety Regulations and Standards

Most countries in the world have established standards and regulations regarding safety, protection from electromagnetic interference, etc. Customers are requested to observe applicable regulations and standards in the design of products.

#### ■Fail-Safe Design

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.




#### 3. External clock usage

The permitted frequency range of an external clock depends on the oscillator type and configuration.

See AC Characteristics for detailed modes and frequency limits. Single and opposite phase external clocks must be connected as follows:

#### (1) Single phase external clock for Main oscillator

When using a single phase external clock for the Main oscillator, X0 pin must be driven and X1 pin left open. And supply 1.8V power to the external clock.




### (2) Single phase external clock for Sub oscillator

When using a single phase external clock for the Sub oscillator, "External clock mode" must be selected and X0A/P04 0 pin must be driven. X1A/P04 1 pin can be configured as GPIO.

#### (3) Opposite phase external clock

When using an opposite phase external clock, X1 (X1A) pins must be supplied with a clock signal which has the opposite phase to the X0 (X0A) pins. Supply level on X0 and X1 pins must be 1.8V.



## 4. Notes on PLL clock mode operation

If the microcontroller is operated with PLL clock mode and no external oscillator is operating or no external clock is supplied, the microcontroller attempts to work with the free oscillating PLL. Performance of this operation, however, cannot be guaranteed.

#### 5. Power supply pins (Vcc/Vss)

It is required that all  $V_{CC}$ -level as well as all  $V_{SS}$ -level power supply pins are at the same potential. If there is more than one  $V_{CC}$  or  $V_{SS}$  level, the device may operate incorrectly or be damaged even within the guaranteed operating range.


Vcc and Vss pins must be connected to the device from the power supply with lowest possible impedance.

The smoothing capacitor at Vcc pin must use the one of a capacity value that is larger than Cs.

Besides this, as a measure against power supply noise, it is required to connect a bypass capacitor of about  $0.1 \mu F$  between Vcc and Vss pins as close as possible to Vcc and Vss pins.



• Sample recommended circuits:



\*5: The maximum permitted power dissipation depends on the ambient temperature, the air flow velocity and the thermal conductance of the package on the PCB.

The actual power dissipation depends on the customer application and can be calculated as follows:

 $P_D = P_{IO} + P_{INT}$ 

 $P_{IO} = \Sigma (V_{OL} \times I_{OL} + V_{OH} \times I_{OH})$  (I/O load power dissipation, sum is performed on all I/O ports)

 $P_{INT} = V_{CC} \times (I_{CC} + I_A)$  (internal power dissipation)

Icc is the total core current consumption into Vcc as described in the "DC characteristics" and depends on the selected operation mode and clock frequency and the usage of functions like Flash programming.

IA is the analog current consumption into AVcc.

- \*6: Worst case value for a package mounted on single layer PCB at specified T<sub>A</sub> without air flow.
- \*7: Write/erase to a large sector in flash memory is warranted with  $T_A \le + 105$ °C.

#### **WARNING**

Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.



# 14.3 DC Characteristics

# 14.3.1 Current Rating

Danage - ( - :-	Parameter Symbol Pin Conditions					= AVSS = 0		Domorko	
Parameter	Symbol	name	Conditions	Min	Value Typ	Max	Unit	Remarks	
				PLL Run mode with CLKS1/2 = CLKB	-	27	-	mA	T <sub>A</sub> = +25°C
	I <sub>CCPLL</sub>		= CLKP1/2 = 32MHz Flash 0 wait	-	-	37	mA	T <sub>A</sub> = +105°C	
			(CLKRC and CLKSC stopped)	-	-	38.5	mA	T <sub>A</sub> = +125°C	
			Main Run mode with CLKS1/2 = CLKB = CLKP1/2 = 4MHz	-	3.5	-	mA	T <sub>A</sub> = +25°C	
	I <sub>CCMAIN</sub>		Flash 0 wait	-	-	8	mA	T <sub>A</sub> = +105°C	
			(CLKPLL, CLKSC and CLKRC stopped)	-	-	9.5	mA	T <sub>A</sub> = +125°C	
	Iccrch Vcc		(CLKMC, CLKPLL and CLKSC stopped)  RC Run mode with CLKS1/2 = CLKB = CLKP1/2 = CLKRC = 100kHz  Flash 0 wait	-	1.8	-	mA	T <sub>A</sub> = +25°C	
Power supply current in Run modes <sup>*1</sup>		Vcc		-	-	6	mA	T <sub>A</sub> = +105°C	
				-	-	7.5	mA	T <sub>A</sub> = +125°C	
				-	0.16	-	mA	T <sub>A</sub> = +25°C	
	I <sub>CCRCL</sub>			-	-	3.5	mA	T <sub>A</sub> = +105°C	
			(CLKMC, CLKPLL and CLKSC stopped)	-	-	5	mA	T <sub>A</sub> = +125°C	
			Sub Run mode with CLKS1/2 = CLKB = CLKP1/2 = 32kHz Flash 0 wait	-	0.1	-	mA	T <sub>A</sub> = +25°C	
	I <sub>CCSUB</sub>			-	-	3.3	mA	T <sub>A</sub> = +105°C	
			(CLKMC, CLKPLL and CLKRC stopped)	-	-	4.8	mA	T <sub>A</sub> = +125°C	



	rameter Symbol Pin Conditions				Value		11.74		
Parameter	Symbol	name Conditions		Min	Тур	Max	Unit	Remarks	
							-	mA	T <sub>A</sub> = +25°C
	I <sub>CCSPLL</sub>		PLL Sleep mode with CLKS1/2 = CLKP1/2 = 32MHz (CLKRC and CLKSC stopped)	-	-	14	mA	T <sub>A</sub> = +105°C	
			,	-	-	15.5	mA	T <sub>A</sub> = +125°C	
			Main Sleep mode with	-	1	-	mA	T <sub>A</sub> = +25°C	
	I <sub>CCSMAIN</sub>		CLKS1/2 = CLKP1/2 = 4MHz, SMCR:LPMSS = 0 (CLKPLL, CLKRC and CLKSC	-	-	4.5	mA	T <sub>A</sub> = +105°C	
			stopped)	-	-	6	mA	T <sub>A</sub> = +125°C	
	Iccsrch	Vcc	RC Sleep mode with CLKS1/2 = CLKP1/2 = CLKRC = 2MHz, SMCR:LPMSS = 0 (CLKMC, CLKPLL and CLKSC stopped)	-	0.6	-	mA	T <sub>A</sub> = +25°C	
Power supply current in Sleep modes*1				-	-	3.8	mA	T <sub>A</sub> = +105°C	
				-	-	5.3	mA	T <sub>A</sub> = +125°C	
			RC Sleep mode with CLKS1/2	-	0.07	-	mA	T <sub>A</sub> = +25°C	
	I <sub>CCSRCL</sub>		= CLKP1/2 = CLKRC = 100kHz (CLKMC, CLKPLL and CLKSC	-	-	2.8	mA	T <sub>A</sub> = +105°C	
			stopped)	-	-	4.3	mA	T <sub>A</sub> = +125°C	
			Sub Sleep mode with	-	0.04	-	mA	T <sub>A</sub> = +25°C	
	I <sub>CCSSUB</sub>		CLKS1/2 = CLKP1/2 = 32kHz, (CLKMC, CLKPLL and CLKRC	-	-	2.5	mA	T <sub>A</sub> = +105°C	
			stopped)	-	-	4	mA	T <sub>A</sub> = +125°C	



Paramete:	Parameter Symbol Pin name Co		Conditions		Value		Unit	Remarks
rarameter			Conditions	Min	Тур	Max	Unit	Remarks
				-	1800	2250	μА	T <sub>A</sub> = +25°C
	I <sub>CCTPLL</sub>		PLL Timer mode with CLKPLL = 32MHz (CLKRC and CLKSC stopped)	-	-	3220	μА	T <sub>A</sub> = +105°C
				-	-	4205	μА	T <sub>A</sub> = +125°C
			Main Timer mode with CLKMC = 4MHz,	-	285	330	μА	T <sub>A</sub> = +25°C
	I <sub>CCTMAIN</sub>		SMCR:LPMSS = 0 (CLKPLL, CLKRC and CLKSC	-	-	1195	μА	T <sub>A</sub> = +105°C
			stopped)	-	-	2165	μА	T <sub>A</sub> = +125°C
	I <sub>CCTRCH</sub>	Vcc	RC Timer mode with CLKRC = 2MHz, SMCR:LPMSS = 0 (CLKPLL, CLKMC and CLKSC stopped)	-	160	215	μА	T <sub>A</sub> = +25°C
Power supply current in Timer modes*2				-	-	1095	μА	T <sub>A</sub> = +105°C
modes				-	-	2075	μА	T <sub>A</sub> = +125°C
			RC Timer mode with	-	35	75	μА	T <sub>A</sub> = +25°C
	I <sub>CCTRCL</sub>		CLKRC = 100kHz (CLKPLL, CLKMC and CLKSC	-	-	905	μА	T <sub>A</sub> = +105°C
			stopped)	-	-	1880	μА	T <sub>A</sub> = +125°C
			Sub Timer mode with	-	25	65	μА	T <sub>A</sub> = +25°C
1	I <sub>CCTSUB</sub>		CLKSC = 32kHz (CLKMC, CLKPLL and CLKRC	-	-	885	μА	T <sub>A</sub> = +105°C
			stopped)		-	1850	μА	T <sub>A</sub> = +125°C



# 14.3.2 Pin Characteristics

Parameter	Symbol	Pin name	Conditions		Value		Unit	Remarks
Parameter	Farameter Symbol		Conditions	Min	Тур	Max	Unit	Remarks
	V	Port inputs	-	V <sub>CC</sub> × 0.7	-	V <sub>CC</sub> + 0.3	V	CMOS Hysteresis input
	V <sub>IH</sub>	Pnn_m	-	V <sub>CC</sub> × 0.8	-	V <sub>CC</sub> + 0.3	V	AUTOMOTIVE Hysteresis input
	V <sub>IHX0S</sub>	X0	External clock in "Fast Clock Input mode"	VD × 0.8	-	VD	V	VD=1.8V±0.15V
"H" level input voltage	V <sub>IHX0AS</sub>	X0A	External clock in "Oscillation mode"	V <sub>CC</sub> × 0.8	-	V <sub>CC</sub> + 0.3	V	
	$V_{IHR}$	RSTX	-	V <sub>CC</sub> × 0.8	-	V <sub>CC</sub> + 0.3	V	CMOS Hysteresis input
	V <sub>IHM</sub>	MD	-	V <sub>CC</sub> - 0.3	-	V <sub>CC</sub> + 0.3	V	CMOS Hysteresis input
	$V_{IHD}$	DEBUG I/F	-	2.0	-	V <sub>CC</sub> + 0.3	V	TTL Input
	Port inputs		-	V <sub>SS</sub> - 0.3	-	V <sub>CC</sub> × 0.3	V	CMOS Hysteresis input
		Pnn_m	-	V <sub>SS</sub> - 0.3	-	V <sub>CC</sub> × 0.5	V	AUTOMOTIVE Hysteresis input
	V <sub>ILX0S</sub>	X0	External clock in "Fast Clock Input mode"	V <sub>SS</sub>	-	VD × 0.2	V	VD=1.8V±0.15V
"L" level input voltage	V <sub>ILX0AS</sub>	X0A	External clock in "Oscillation mode"	V <sub>SS</sub> - 0.3	-	V <sub>CC</sub> × 0.2	V	
	$V_{ILR}$	RSTX	-	V <sub>SS</sub> - 0.3	-	V <sub>CC</sub> × 0.2	V	CMOS Hysteresis input
	V <sub>ILM</sub>	MD	-	V <sub>SS</sub> - 0.3	-	V <sub>SS</sub> + 0.3	V	CMOS Hysteresis input
	$V_{\text{ILD}}$	DEBUG I/F	-	V <sub>SS</sub> - 0.3	-	0.8	V	TTL Input



### 14.4.3 Built-in RC Oscillation Characteristics

 $(V_{CC} = AV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 125^{\circ}C)$ 

Parameter	Symbol		Value		- Unit	Remarks
raiailletei	Syllibol	Min	Тур	Max	Onit	Kelliaiks
Clock frequency	foo	50	100	200	kHz	When using slow frequency of RC oscillator
	T <sub>RC</sub>	1	2	4	MHz	When using fast frequency of RC oscillator
RC clock stabilization time		80	160	320	μs	When using slow frequency of RC oscillator (16 RC clock cycles)
	t <sub>RCSTAB</sub>	64	128	256	μs	When using fast frequency of RC oscillator (256 RC clock cycles)


# 14.4.4 Internal Clock Timing

Povemeter	Cumbal	Va	Unit	
Parameter	Symbol	Min	Max	Unit
Internal System clock frequency (CLKS1 and CLKS2)	f <sub>CLKS1</sub> , f <sub>CLKS2</sub>	-	54	MHz
Internal CPU clock frequency (CLKB), Internal peripheral clock frequency (CLKP1)	fclkb, fclkp1	-	32	MHz
Internal peripheral clock frequency (CLKP2)	f <sub>CLKP2</sub>	-	32	MHz





# 14.4.7 Power-on Reset Timing

Parameter	Symbol	Pin name		Value	Unit	
Parameter			Min	Тур	Max	Onit
Power on rise time	t <sub>R</sub>	Vcc	0.05	-	30	ms
Power off time	t <sub>OFF</sub>	Vcc	1	-	-	ms












# 14.4.9 External Input Timing

Parameter	Symbol	Pin name	Value		Unit	Remarks
raiaineter		Pili name	Min	Max	Ullit	Remarks
Input pulse width	t <sub>INH</sub> , t <sub>INL</sub>	Pnn_m	2t <sub>CLKP1</sub> +200 (t <sub>CLKP1</sub> = 1/f <sub>CLKP1</sub> )*	-	ns	General Purpose I/O
		ADTG				A/D Converter trigger input
		TINn, TINn_R				Reload Timer
		TTGn				PPG trigger input
		FRCKn, FRCKn_R				Free-Running Timer input clock
		INn, INn_R				Input Capture
		AINn, BINn, ZINn				Quadrature Position/Revolution Counter
		INTn, INTn_R	200	-	ns	External Interrupt
		NMI	200			Non-Maskable Interrupt

<sup>\*:</sup> t<sub>CLKP1</sub> indicates the peripheral clock1 (CLKP1) cycle time except stop when in stop mode.





# 14.7 Flash Memory Write/Erase Characteristics

 $(V_{CC} = AV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 125^{\circ}C)$ 

Parameter		Conditions Value		Unit	Remarks		
			Min	Тур	Max		
Sector erase time	Large Sector	Ta≤+105°C	-	1.6	7.5	s	Includes write time prior to internal erase.
	Small Sector	-	-	0.4	2.1	s	
	Security Sector	-	-	0.31	1.65	s	
Word (16-bit) write time	Large Sector	Ta≤+105°C	-	25	400	μS	Not including system-level overhead time.
	Small Sector	-	-	25	400	μS	
Chip erase time		Ta≤+105°C	-	11.51	55.05	s	Includes write time prior to internal erase.

Note: While the Flash memory is written or erased, shutdown of the external power (Vcc) is prohibited. In the application system where the external power (Vcc) might be shut down while writing or erasing, be sure to turn the power off by using a low voltage detection function.

To put it concrete, change the external power in the range of change ration of power supply voltage (-0.004V/ $\mu$ s to +0.004V/ $\mu$ s) after the external power falls below the detection voltage (V<sub>DLX</sub>)\*1.


### Write/Erase cycles and data hold time


Write/Erase cycles (cycle)	Data hold time (year)
1,000	20 *2
10,000	10 * <sup>2</sup>
100,000	5 *2

<sup>\*1:</sup> See "6. Low Voltage Detection Function Characteristics".

<sup>\*2:</sup> This value comes from the technology qualification (using Arrhenius equation to translate high temperature measurements into normalized value at + 85°C).









# Sales, Solutions, and Legal Information

#### **Worldwide Sales and Design Support**

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### **Products**

Arm® Cortex® Microcontrollers cypress.com/arm

Automotive cypress.com/automotive

Clocks & Buffers cypress.com/clocks

Interface cypress.com/interface

Internet of Things cypress.com/iot

Memory cypress.com/memory

Microcontrollers cypress.com/mcu

PSoC cypress.com/psoc

Power Management ICs cypress.com/pmic

Touch Sensing cypress.com/touch

USB Controllers cypress.com/usb

Wireless Connectivity cypress.com/wireless

#### **PSoC® Solutions**

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6 MCU

#### **Cypress Developer Community**

Community | Projects | Videos | Blogs | Training | Components

# **Technical Support**

cypress.com/support

© Cypress Semiconductor Corporation, 2013-2018. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. No computing device can be absolutely secure. Therefore, despite security measures implemented in Cypress hardware or software products, Cypress does not assume any liability arising out of any security breach, such as unauthorized access to or use of a Cypress product. In addition, the products described in these materials may contain design defects or errors known as errata which may cause the product to deviate from published specifications. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system, other property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Document Number: 002-04707 Rev. \*B January 9, 2018 Page 66 of 66