

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFl

Product Status	Obsolete
Core Processor	F ² MC-16FX
Core Size	16-Bit
Speed	32MHz
Connectivity	CANbus, I ² C, LINbus, SCI, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	101
Program Memory Size	416KB (416K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	28K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 29x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	120-LQFP
Supplier Device Package	120-LQFP (16x16)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/mb96f657rbpmc-gse2

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong




1. Product Lineup

Features			MB96650	Remark
Product Type		Flash Memory Product		
Subclock		Subclock can be set by software		
Dual Operation Flash Memory RAM		-		
64.5KB + 32KI	B	10KB	MB96F653R, MB96F653A	
128.5KB + 32k	КВ	16KB	MB96F655R, MB96F655A	Product Options
256.5KB + 32k	КВ	24KB	MB96F656R	R: MCU with CAN
384.5KB + 32k		28KB	MB96F657R	A: MCU without CAN
Package		•	LQFP-120: LQM120	
DMA			4ch	
USART			6ch	LIN-USART 0 to 2/4/5/7
	with automatic LIN-Hea transmission/reception	der	Yes (only 1ch)	LIN-USART 0
	with 16 byte RX- and TX-FIFO		No	
l ² C			2ch	I ² C 0/1
8/10-bit A/D Co			29ch	AN 0 to 28
	with Data Buffer		No	
	with Range Comparato	r	Yes	
,	with Scan Disable		Yes	
with ADC Pulse Detection			No	
16-bit Reload Timer (RLT)			5ch	RLT 0 to 3/6
16-bit Free-Running Timer (FRT)			3ch	FRT 0 to 2
16-bit Input Capture Unit (ICU)		7ch (1 channel for LIN-USART)	ICU 0/1/4 to 7/9 ICU 9 for LIN-USART	
16-bit Output Compare Unit (OCU)			7ch	OCU 0 to 4/6/7 (OCU 4 for FRT clear)
8/16-bit Progra	ammable Pulse Generat	tor (PPG)	16ch (16-bit) / 32ch (8-bit)	PPG 0 to 15
,	with Timing point captur	re	Yes	
	with Start delay		Yes	
,	with Ramp		No	
Quadrature Po (QPRC)	osition/Revolution Count	ter	2ch	QPRC 0/1
CAN Interface		1ch		CAN 0 32 Message Buffers
External Interre	upts (INT)		16ch	INT 0 to 15
	Interrupt (NMI)		1ch	
Real Time Clock (RTC)		1ch		
I/O Ports		99 (Dual clock mode) 101 (Single clock mode)		
Clock Calibration Unit (CAL)		1ch		
Clock Output F			2ch	
•	etection Function			Low voltage detection function car be disabled by software
Hardware Wat	chdog Timer		Yes	
On-chip RC-os	scillator		Yes	
On-chip RC-oscillator On-chip Debugger			Yes	

Note: All signals of the peripheral function in each product cannot be allocated by limiting the pins of package. It is necessary to use the port relocate function of the general I/O port according to your function use.



2. Block Diagram






Pin no.	I/O circuit type*	Pin name
37	К	P08_1 / AN17
38	К	P08_2 / AN18
39	К	P08_3 / AN19
40	К	P08_4 / AN20 / OUT6
41	N	P04_6 / SDA1
42	N	P04_7 / SCL1
43	К	P08_5 / AN21 / OUT7
44	К	P08_6 / AN22 / PPG6_B
45	К	P08_7 / AN23 / PPG7_B
46	К	P09_0 / AN24 / PPG8_R
47	К	P09_1 / AN25 / PPG9_R
48	К	P09_2 / AN26 / PPG10_R
49	К	P09_3 / AN27 / PPG11_R
50	н	P09_4 / PPG12
51	н	P09_5 / PPG13
52	н	P09_6 / PPG14
53	н	P17_1 / PPG12_R
54	н	P17_2 / PPG13_R
55	н	P09_7 / PPG15
56	1	P10_0 / SIN2 / TIN3 / AN28 / INT11
57	н	P10_1 / SOT2 / TOT3
58	М	P10_2 / SCK2 / PPG6
59	н	P10_3 / PPG7
60	Supply	Vcc
61	Supply	Vss
62	0	DEBUG I/F
63	н	P17_0
64	С	MD
65	A	X0
66	A	X1
67	Supply	Vss
68	В	P04_0 / X0A
69	В	P04_1 / X1A
70	С	RSTX
71	н	P11_0
72	н	P11_1 / PPG0_R
73	н	P11_2 / PPG1_R
74	н	P11_3 / PPG2_R
75	н	P11_4 / PPG3_R



6. I/O Circuit Type





7. Memory Map

	FF:FFFF _H		
		USER ROM*1	
	DE:0000 _H		
	DD:FFFF _H		
		Reserved	
	10:0000 _H		
	0F:C000 _H	Boot-ROM	
	0E:9000 _H	Peripheral	
		_	
		Reserved	
	01:0000 _H		
		ROM/RAM	
	00:8000 _H	MIRROR	
		Internal RAM	
	RAMSTART0*2	bank0	
		Reserved	
	00:0C00 _H		
	00:0380 _Н	Peripheral	
	00:0180 _H	GPR*3	
	00:0100 _H	DMA	
	00:00F0 _H	Reserved	
	00:00P0H	Peripheral	
		i chpheidi	
*1: For details about USER ROI	M area, see "□USER ROM N	MEMORY MAP FOR	FLASH DEVICES" on the
following pages.	can the table on the next as	20	
*2: For RAMSTART addresses, *3: Unused GPR banks can be		ye.	
GPR: General-Purpose Reg			
The DMA area is only available		rresponding resource	Э.
The available RAM and ROM a	rea depends on the device.		



8. Ramstart Addresses

Devices	Bank 0 RAM size	RAMSTART0
MB96F653	10KB	00:5A00 _H
MB96F655	16KB	00:4200 _H
MB96F656	24KB	00:2200 _H
MB96F657	28KB	00:1200 _н



9. User ROM Memory Map for Flash Devices

		MB96F653	MB96F655	MB96F656	MB96F657	
		MD901 033	WD901 055	WD901 050	MD901 037	
CPU mode	Flash memory	Flash size	Flash size	Flash size	Flash size	
address	mode address	64.5KB + 32KB	128.5KB + 32KB	256.5KB + 32KB	384.5KB + 32KB	
FF:FFFF _H FF:0000 _H	3F:FFFF _H 3F:0000 _H	SA39 - 64KB	SA39 - 64KB	SA39 - 64KB	SA39 - 64KB	
FE:FFFF _H	3E:FFFF _H					-
FE:0000 _H	3E:0000 _H		SA38 - 64KB	SA38 - 64KB	SA38 - 64KB	
FD:FFFF _H	3D:FFFF _H	-		SA37 - 64KB	SA37 - 64KB	1
FD:0000 _H	3D:0000 _H			3A37 - 04KD	3A37 - 04KD	Bank A of Flash A
FC:FFFF _H	3C:FFFF _H			SA36 - 64KB	SA36 - 64KB	
FC:0000 _H FB:FFFF _H	3C:0000 _H 3B:FFFF _H	-				4
FB:0000 _H	3B:0000 _H				SA35 - 64KB	
FA:FFFF _H	3A:FFFF _H	-	-	_	0404 04//D	1
FA:0000 _H F9:FFFF _H	3A:0000 _H				SA34 - 64KB	
DF:A000 _H DF:9FFF ₄	1F:9FFF ₄	Reserved	Reserved	Reserved	Reserved	
DF:8000 _H	1F:8000 _H	SA4 - 8KB	SA4 - 8KB	SA4 - 8KB	SA4 - 8KB	
DF:7FFF _H DF:6000 _H	1F:7FFF _H 1F:6000 _H	SA3 - 8KB	SA3 - 8KB	SA3 - 8KB	SA3 - 8KB	- Bank B of Flash A
DF:5FFF _H DF:4000 _H	1F:5FFF _H 1F:4000 _H	SA2 - 8KB	SA2 - 8KB	SA2 - 8KB	SA2 - 8KB	
DF:3FFF _H DF:2000 _H	1F:3FFF _H 1F:2000 _H	SA1 - 8KB	SA1 - 8KB	SA1 - 8KB	SA1 - 8KB	
DF:1FFF _H DF:0000 _H	1F:1FFF _H 1F:0000 _H	SAS - 512B*	SAS - 512B*	SAS - 512B*	SAS - 512B*	Bank A of Flash A
DE:FFFF _H		Reserved	Reserved	Reserved	Reserved	
DE:0000 _H			F:0000н to DF:01			1





Vector number	Offset in vector table	Vector name	Cleared by DMA	Index in ICR to program	Description
40	35C _Н	PPG2	Yes	40	Programmable Pulse Generator 2
41	358 _H	PPG3	Yes	41	Programmable Pulse Generator 3
42	354 _н	PPG4	Yes	42	Programmable Pulse Generator 4
43	350 _H	PPG5	Yes	43	Programmable Pulse Generator 5
44	34C _H	PPG6	Yes	44	Programmable Pulse Generator 6
45	348 _H	PPG7	Yes	45	Programmable Pulse Generator 7
46	344 _H	PPG8	Yes	46	Programmable Pulse Generator 8
47	340 _H	PPG9	Yes	47	Programmable Pulse Generator 9
48	33C _H	PPG10	Yes	48	Programmable Pulse Generator 10
49	338 _н	PPG11	Yes	49	Programmable Pulse Generator 11
50	334 _H	PPG12	Yes	50	Programmable Pulse Generator 12
51	330 _H	PPG13	Yes	51	Programmable Pulse Generator 13
52	32C _H	PPG14	Yes	52	Programmable Pulse Generator 14
53	328 _H	PPG15	Yes	53	Programmable Pulse Generator 15
54	324 _H	-	-	54	Reserved
55	320 _H	-	-	55	Reserved
56	31C _H	-	-	56	Reserved
57	318 _H	-	-	57	Reserved
58	314 _H	RLT0	Yes	58	Reload Timer 0
59	310 _н	RLT1	Yes	59	Reload Timer 1
60	30C _H	RLT2	Yes	60	Reload Timer 2
61	308 _H	RLT3	Yes	61	Reload Timer 3
62	304 _H	-	-	62	Reserved
63	300 _н	-	-	63	Reserved
64	2FC _H	RLT6	Yes	64	Reload Timer 6
65	2F8 _H	ICU0	Yes	65	Input Capture Unit 0
66	2F4 _H	ICU1	Yes	66	Input Capture Unit 1
67	2F0 _H	-	-	67	Reserved
68	2EC _H	-	-	68	Reserved
69	2E8 _H	ICU4	Yes	69	Input Capture Unit 4
70	2E4 _H	ICU5	Yes	70	Input Capture Unit 5
71	2E0 _H	ICU6	Yes	71	Input Capture Unit 6
72	2DC _H	ICU7	Yes	72	Input Capture Unit 7
73	2D8 _H	-	-	73	Reserved
74	2D4 _H	ICU9	Yes	74	Input Capture Unit 9
75	2D0 _H	-	-	75	Reserved
76	2CC _H	-	-	76	Reserved
77	2C8 _H	OCU0	Yes	77	Output Compare Unit 0
78	2C4 _H	OCU1	Yes	78	Output Compare Unit 1
79	2C0 _H	OCU2	Yes	79	Output Compare Unit 2
80	2BC _H	OCU3	Yes	80	Output Compare Unit 3



■ Precautions Related to Usage of Devices

Cypress semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

CAUTION: Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

12.2 Precautions for Package Mounting

Package mounting may be either lead insertion type or surface mount type. In either case, for heat resistance during soldering, you should only mount under Spansion's recommended conditions. For detailed information about mount conditions, contact your sales representative.

■Lead Insertion Type

Mounting of lead insertion type packages onto printed circuit boards may be done by two methods: direct soldering on the board, or mounting by using a socket.

Direct mounting onto boards normally involves processes for inserting leads into through-holes on the board and using the flow soldering (wave soldering) method of applying liquid solder. In this case, the soldering process usually causes leads to be subjected to thermal stress in excess of the absolute ratings for storage temperature. Mounting processes should conform to Spansion recommended mounting conditions.

If socket mounting is used, differences in surface treatment of the socket contacts and IC lead surfaces can lead to contact deterioration after long periods. For this reason it is recommended that the surface treatment of socket contacts and IC leads be verified before mounting.

■Surface Mount Type

Surface mount packaging has longer and thinner leads than lead-insertion packaging, and therefore leads are more easily deformed or bent. The use of packages with higher pin counts and narrower pin pitch results in increased susceptibility to open connections caused by deformed pins, or shorting due to solder bridges.

You must use appropriate mounting techniques. Spansion recommends the solder reflow method, and has established a ranking of mounting conditions for each product. Users are advised to mount packages in accordance with Spansion ranking of recommended conditions.

■Lead-Free Packaging

CAUTION: When ball grid array (BGA) packages with Sn-Ag-Cu balls are mounted using Sn-Pb eutectic soldering, junction strength may be reduced under some conditions of use.

Storage of Semiconductor Devices

Because plastic chip packages are formed from plastic resins, exposure to natural environmental conditions will cause absorption of moisture. During mounting, the application of heat to a package that has absorbed moisture can cause surfaces to peel, reducing moisture resistance and causing packages to crack. To prevent, do the following:

- (1) Avoid exposure to rapid temperature changes, which cause moisture to condense inside the product. Store products in locations where temperature changes are slight.
- (2) Use dry boxes for product storage. Products should be stored below 70% relative humidity, and at temperatures between 5°C and 30°C.

When you open Dry Package that recommends humidity 40% to 70% relative humidity.

- (3) When necessary, Spansion packages semiconductor devices in highly moisture-resistant aluminum laminate bags, with a silica gel desiccant. Devices should be sealed in their aluminum laminate bags for storage.
- (4) Avoid storing packages where they are exposed to corrosive gases or high levels of dust.

Baking

Packages that have absorbed moisture may be de-moisturized by baking (heat drying). Follow the Spansion recommended conditions for baking.

Condition: 125°C/24 h



6. Crystal oscillator and ceramic resonator circuit

Noise at X0, X1 pins or X0A, X1A pins might cause abnormal operation. It is required to provide bypass capacitors with shortest possible distance to X0, X1 pins and X0A, X1A pins, crystal oscillator (or ceramic resonator) and ground lines, and, to the utmost effort, that the lines of oscillation circuit do not cross the lines of other circuits.

It is highly recommended to provide a printed circuit board art work surrounding X0, X1 pins and X0A, X1A pins with a ground area for stabilizing the operation.

It is highly recommended to evaluate the quartz/MCU or resonator/MCU system at the quartz or resonator manufacturer, especially when using low-Q resonators at higher frequencies.

7. Turn on sequence of power supply to A/D converter and analog inputs

It is required to turn the A/D converter power supply (AV_{CC}, AVRH, AVRL) and analog inputs (ANn) on after turning the digital power supply (V_{CC}) on.

It is also required to turn the digital power off after turning the A/D converter supply and analog inputs off. In this case, AVRH must not exceed AV_{CC} . Input voltage for ports shared with analog input ports also must not exceed AV_{CC} (turning the analog and digital power supplies simultaneously on or off is acceptable).

8. Pin handling when not using the A/D converter

If the A/D converter is not used, the power supply pins for A/D converter should be connected such as $AV_{CC} = V_{CC}$, $AV_{SS} = AVRH = AVRL = V_{SS}$.

9. Notes on Power-on

To prevent malfunction of the internal voltage regulator, supply voltage profile while turning the power supply on should be slower than 50μ s from 0.2V to 2.7V.

10. Stabilization of power supply voltage

If the power supply voltage varies acutely even within the operation safety range of the V_{CC} power supply voltage, a malfunction may occur. The V_{CC} power supply voltage must therefore be stabilized. As stabilization guidelines, the power supply voltage must be stabilized in such a way that V_{CC} ripple fluctuations (peak to peak value) in the commercial frequencies (50Hz to 60Hz) fall within 10% of the standard V_{CC} power supply voltage and the transient fluctuation rate becomes $0.1V/\mu$ s or less in instantaneous fluctuation for power supply switching.

11. Serial communication


There is a possibility to receive wrong data due to noise or other causes on the serial communication.

Therefore, design a printed circuit board so as to avoid noise.

Consider receiving of wrong data when designing the system. For example apply a checksum and retransmit the data if an error occurs.

12. Mode Pin (MD)

Connect the mode pin directly to Vcc or Vss pin. To prevent the device unintentionally entering test mode due to noise, lay out the printed circuit board so as to minimize the distance from the mode pin to Vcc or Vss pin and provide a low-impedance connection.





Deremeter	Sympol	Sympton Pin C		Conditions			L In it	Domorko
Parameter	Symbol	name	Conditions	Min	Тур	Max	Unit	Remarks
				-	20	60	μΑ	T _A = +25°C
Power supply current in Stop mode ^{*3}	I _{ссн}		-	-	-	880	μA	T _A = +105°C
				-	-	1845	μА	T _A = +125°C
Flash Power Down current	ICCFLASHPD		-	-	36	70	μА	
Power supply current		Vcc	Low voltage detector	-	5	-	μA	T _A = +25°C
for active Low I _{CCLVD} Voltage detector*4	CCLVD		enabled	-	-	12.5	μA	T _A = +125°C
Flash Write/				-	12.5	-	mA	T _A = +25°C
Erase current*5	ICCFLASH		-	-	-	20	mA	T _A = +125°C

*1: The power supply current is measured with a 4MHz external clock connected to the Main oscillator and a 32kHz external clock connected to the Sub oscillator. See chapter "Standby mode and voltage regulator control circuit" of the Hardware Manual for further details about voltage regulator control. Current for "On Chip Debugger" part is not included. Power supply current in Run mode does not include Flash Write / Erase current.

*2: The power supply current in Timer mode is the value when Flash is in Power-down / reset mode.

When Flash is not in Power-down / reset mode, ICCFLASHPD must be added to the Power supply current.

The power supply current is measured with a 4MHz external clock connected to the Main oscillator and a 32kHz external clock connected to the Sub oscillator. The current for "On Chip Debugger" part is not included.

*3: The power supply current in Stop mode is the value when Flash is in Power-down / reset mode.

When Flash is not in Power-down / reset mode, ICCFLASHPD must be added to the Power supply current.

*4: When low voltage detector is enabled, I_{CCLVD} must be added to Power supply current.

*5: When Flash Write / Erase program is executed, ICCFLASH must be added to Power supply current.







Deremeter	Sumbol	Din nome	Conditions		Value		Unit	Domoriko
Parameter Symbol	Pin name	Conditions	Min	Тур	Max	Unit	Remarks	
"H" level	V _{OH4}	4mA type	$\begin{array}{l} 4.5V \leq V_{CC} \leq 5.5V \\ I_{OH} = -4mA \\ \hline 2.7V \leq V_{CC} < 4.5V \\ I_{OH} = -1.5mA \end{array}$	V _{cc} - 0.5	-	V _{cc}	v	
output voltage	V _{OH3}	3mA type	$\begin{array}{l} 4.5V \leq V_{CC} \leq 5.5V \\ I_{OH} = -3mA \\ 2.7V \leq V_{CC} < 4.5V \\ I_{OH} = -1.5mA \end{array}$	V _{cc} - 0.5	-	V _{cc}	v	
"L" level	V _{OL4}	4mA type	$\begin{array}{l} 4.5V \leq V_{CC} \leq 5.5V \\ I_{OL} = +4mA \\ \hline 2.7V \leq V_{CC} < 4.5V \\ I_{OL} = +1.7mA \end{array}$		-	0.4	V	
output voltage	V _{OL3}	3mA type	$2.7V \le V_{CC} < 5.5V$ $I_{OL} = +3mA$	-	-	0.4	V	
	V _{OLD}	DEBUG I/F	$V_{CC} = 2.7V$ $I_{OL} = +25mA$	0	-	0.25	V	
Input leak current	IIL	Pnn_m	V _{SS} < V _I < V _{CC} AV _{SS} , AVRL < V _I < AV _{CC} , AVRH	- 1	-	+ 1	μA	
Pull-up resistance value	R _{PU}	Pnn_m	$V_{CC} = 5.0V \pm 10\%$	25	50	100	kΩ	
Input capacitance	C _{IN}	Other than C, Vcc, Vss, AVcc, AVss, AVss, AVRH, AVRL	-	-	5	15	pF	



14.4.2 Sub Clock Input Characteristics

$(V_{CC} = AV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 125^{\circ}C$							$T_A = -40^{\circ}C \text{ to } + 125^{\circ}C)$	
Parameter	Symbol	Pin	Conditions		Value		Unit	Remarks
Farameter	Symbol	name	Conditions	Min	Тур	Max		
		X0A,	-	-	32.768	-	kHz	When using an oscillation circuit
Input frequency	f _{CL}	X1A	-	-	-	100	kHz	When using an opposite phase external clock
		X0A	-	-	-	50	kHz	When using a single phase external clock
Input clock cycle	t _{CYLL}	-	-	10	-	-	μs	
Input clock pulse width	-	-	P _{WH} /t _{CYLL} , P _{WL} /t _{CYLL}	30	-	70	%	







14.4.3 Built-in RC Oscillation Characteristics

Parameter	Symbol		Value		Unit	Remarks
Farameter	Symbol	Min	Тур	Max	Unit	Remarks
Clock frequency	f _{RC}	50	100	200	kHz	When using slow frequency of RC oscillator
	IRC	1	2	4	MHz	When using fast frequency of RC oscillator
RC clock stabilization time	t _{RCSTAB}	80	160	320	μS	When using slow frequency of RC oscillator (16 RC clock cycles)
		64	128	256	μs	When using fast frequency of RC oscillator (256 RC clock cycles)


14.4.4 Internal Clock Timing

Parameter	Symbol	Value		Unit	
Falameter	Symbol	Min	Мах	Onit	
Internal System clock frequency (CLKS1 and CLKS2)	f _{CLKS1} , f _{CLKS2}	-	54	MHz	
Internal CPU clock frequency (CLKB), Internal peripheral clock frequency (CLKP1)	f _{clkb} , f _{clkp1}	-	32	MHz	
Internal peripheral clock frequency (CLKP2)	f _{CLKP2}	-	32	MHz	



14.4.7 Power-on Reset Timing

$(V_{CC} = AV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 125^{\circ}C$					$T_A = -40^{\circ}C \text{ to } + 125^{\circ}C)$	
Parameter	Symbol	Pin name	Value			Unit
			Min	Тур	Max	Unit
Power on rise time	t _R	Vcc	0.05	-	30	ms
Power off time	t _{OFF}	Vcc	1	-	-	ms






14.5.3 Definition of A/D Converter Terms

Resolution	: Analog variation that is recognized by an A/D converter.
Nonlinearity error	: Deviation of the actual conversion characteristics from a straight line that connects the zero transition
	point (0b000000000 $\leftarrow \rightarrow$ 0b000000001) to the full-scale transition point (0b1111111110 $\leftarrow \rightarrow$
	0b111111111).
Differential nonlinea	arity error : Deviation from the ideal value of the input voltage that is required to change the output code by
	1LSB.

Total error: Difference between the actual value and the theoretical value. The total error includes zero transition
error, full-scale transition error and nonlinearity error.

Zero transition voltage: Input voltage which results in the minimum conversion value.


Full scale transition voltage: Input voltage which results in the maximum conversion value.






15. Example Characteristics

This characteristic is an actual value of the arbitrary sample. It is not the guaranteed value.








■Used setting

Mode	Selected Source Clock	Clock/Regulator and FLASH Settings		
Run mode	PLL	CLKS1 = CLKS2 = CLKB = CLKP1 = CLKP2 = 32MHz		
	Main osc.	CLKS1 = CLKS2 = CLKB = CLKP1 = CLKP2 = 4MHz		
	RC clock fast	CLKS1 = CLKS2 = CLKB = CLKP1 = CLKP2 = 2MHz		
	RC clock slow	CLKS1 = CLKS2 = CLKB = CLKP1 = CLKP2 = 100kHz		
	Sub osc.	CLKS1 = CLKS2 = CLKB = CLKP1 = CLKP2 = 32kHz		
Sleep mode	PLL	CLKS1 = CLKS2 = CLKP1 = CLKP2 = 32MHz Regulator in High Power Mode, (CLKB is stopped in this mode)		
	Main osc.	CLKS1 = CLKS2 = CLKP1 = CLKP2 = 4MHz Regulator in High Power Mode, (CLKB is stopped in this mode)		
	RC clock fast	CLKS1 = CLKS2 = CLKP1 = CLKP2 = 2MHz Regulator in High Power Mode, (CLKB is stopped in this mode)		
	RC clock slow	CLKS1 = CLKS2 = CLKP1 = CLKP2 = 100kHz Regulator in Low Power Mode, (CLKB is stopped in this mode)		
	Sub osc.	CLKS1 = CLKS2 = CLKP1 = CLKP2 = 32kHz Regulator in Low Power Mode, (CLKB is stopped in this mode)		
Timer mode	PLL	CLKMC = 4MHz, CLKPLL = 32MHz (System clocks are stopped in this mode) Regulator in High Power Mode, FLASH in Power-down / reset mode		
	Main osc.	CLKMC = 4MHz (System clocks are stopped in this mode) Regulator in High Power Mode, FLASH in Power-down / reset mode		
	RC clock fast	CLKMC = 2MHz (System clocks are stopped in this mode) Regulator in High Power Mode, FLASH in Power-down / reset mode		
	RC clock slow	CLKMC = 100kHz (System clocks are stopped in this mode) Regulator in Low Power Mode, FLASH in Power-down / reset mode		
	Sub osc.	CLKMC = 32 kHz (System clocks are stopped in this mode) Regulator in Low Power Mode, FLASH in Power-down / reset mode		
Stop mode	stopped	(All clocks are stopped in this mode) Regulator in Low Power Mode, FLASH in Power-down / reset mode		



17. Package Dimension



SIDE VIEW

SYMBOL	DIMENSIONS		
STWBOL	MIN.	NOM.	MAX.
A	—		1.70
A1	0.05		0.15
b	0.17	0.22	0.27
с	0.115		0.195
D	18.00 BSC		2
D1	16.00 BSC		2
е	0.50 BSC		
E	18.00 BSC		2
E1	16.00 BSC		2
L	0.45	0.60	0.75
θ	0°		8°

NOTES

1. ALL DIMENSIONS ARE IN MILLIMETERS.

ADATUM PLANE H IS LOCATED AT THE BOTTOM OF THE MOLD PARTING LINE COINCIDENT WITH WHERE THE LEAD EXITS THE BODY.

DETAIL A

A DATUMS A-B AND D TO BE DETERMINED AT DATUM PLANE H.

TO BE DETERMINED AT SEATING PLANE C.

- △ DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.25mm PRE SIDE.
- DIMENSIONS D1 AND E1 INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE H.
- **A**DETAILS OF PIN 1 IDENTIFIER ARE OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED.
- AREGARDLESS OF THE RELATIVE SIZE OF THE UPPER AND LOWER BODY SECTIONS. DIMENSIONS D1 AND E1 ARE DETERMINED AT THE LARGEST FEATURE OF THE BODY EXCLUSIVE OF MOLD FLASH AND GATE BURRS. BUT INCLUDING ANY MISMATCH BETWEEN THE UPPER AND LOWER SECTIONS OF THE MOLDER BODY.
- A DIMENSION b DOES NOT INCLUDE DAMBER PROTRUSION. THE DAMBAR PROTRUSION (S) SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED b MAXIMUM BY MORE THAN 0.08mm. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE LEAD FOOT.
- 9. THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10mm AND 0.25mm FROM THE LEAD TIP.
- A1 IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT OF THE PACKAGE BODY.

11. JEDEC SPECIFICATION NO. REF: N/A.

002-16172 **

PACKAGE OUTLINE, 120 LEAD LQFP 18.0X18.0X1.7 MM LQM120 REV**



Document History

Document Title: MB96650 Series, F2MC-16FX 16-bit Microcontroller

Document Number: 002-04707

Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	_	KSUN	01/31/2014	Migrated to Cypress and assigned document number 002-04707. No change to document contents or format.
*A	5164895	KSUN	03/14/2016	Updated to Cypress template
*В	6005555	KSUN	01/09/2018	Updated the Cypress logo, Sales information and legal. Refer to 18. Major Changes.