

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	40MHz
Connectivity	I ² C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, HLVD, POR, PWM, WDT
Number of I/O	54
Program Memory Size	96KB (48K x 16)
Program Memory Type	FLASH
EEPROM Size	1K x 8
RAM Size	3.8K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 5.5V
Data Converters	A/D 16x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-TQFP
Supplier Device Package	64-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18lf6628-i-pt

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not
 mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION. QUALITY, PERFORMANCE, MERCHANTABILITY FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, rfPIC and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Octopus, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, PIC³² logo, REAL ICE, rfLAB, Select Mode, Total Endurance, TSHARC, UniWinDriver, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

 $\ensuremath{\mathsf{SQTP}}$ is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2009, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.

QUALITY MANAGEMENT SYSTEM

CERTIFIED BY DNV

ISO/TS 16949:2002

Microchip received ISO/TS-16949:2002 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



64/80-Pin, 1-Mbit, Enhanced Flash Microcontrollers with 12-Bit A/D and nanoWatt Technology

Peripheral Highlights:

- 12-Bit, Up to 16-Channel Analog-to-Digital Converter module (A/D):
 - Auto-acquisition capability
 - Conversion available during Sleep
- Two Master Synchronous Serial Port (MSSP) modules supporting 2/3/4-Wire SPI (all four modes) and I²C™ Master and Slave modes
- Two Capture/Compare/PWM (CCP) modules
- Three Enhanced Capture/Compare/PWM (ECCP) modules:
 - One, two or four PWM outputs
 - Selectable polarity
 - Programmable dead time
 - Auto-shutdown and auto-restart
- Two Enhanced Addressable USART modules:
- Supports RS-485, RS-232 and LIN 1.2
- Auto-wake-up on Start bit
- Auto-Baud Detect
- · Dual Analog Comparators with Input Multiplexing
- · High-Current Sink/Source 25 mA/25 mA
- · Four Programmable External Interrupts
- · Four Input Change Interrupts

External Memory Interface:

- · Address Capability of Up to 2 Mbytes
- · 8-Bit or 16-Bit Interface
- 8, 12, 16 and 20-Bit Address modes

Power-Managed Modes:


- · Run: CPU on, Peripherals on
- · Idle: CPU off, Peripherals on
- · Sleep: CPU off, Peripherals off
- Idle mode Currents Down to 15 μA Typical
- Sleep Current Down to 0.2 μA Typical
- Timer1 Oscillator: 1.8 μA, 32 kHz, 2V
- Watchdog Timer: 2.1 μA


Special Microcontroller Features:

- · C Compiler Optimized Architecture:
 - Optional extended instruction set designed to optimize re-entrant code
- 100,000 Erase/Write Cycle Enhanced Flash Program Memory Typical
- 1,000,000 Erase/Write Cycle Data EEPROM Memory Typical
- Flash/Data EEPROM Retention: 100 Years Typical
- · Self-Programmable under Software Control
- · Priority Levels for Interrupts
- 8 x 8 Single-Cycle Hardware Multiplier
- Extended Watchdog Timer (WDT):
 - Programmable period from 4 ms to 131s
- Single-Supply In-Circuit Serial Programming™ (ICSP™) via Two Pins
- · In-Circuit Debug (ICD) via Two Pins
- · Wide Operating Voltage Range: 2.0V to 5.5V
- · Fail-Safe Clock Monitor
- · Two-Speed Oscillator Start-up
- · nanoWatt Technology

Note: This document is supplemented by the "PIC18F8722 Family Data Sheet" (DS39646). See Section 1.0 "Device Overview".

	Prog	ram Memory	Data	Memory			CCP/	MSS		MS		P	RT	rators	, ±	<u> </u>
Device	Flash (bytes)	# Single-Word Instructions	SRAM (bytes)	EEPROM (bytes)	I/O	12-Bit A/D (ch)	ECCP (PWM)		SPI	Master I ² C™	EUSAR	Compara	Timers 8/16-Bit	Externa Bus		
PIC18F6628	96K	49152	3936	1024	54	12	2/3	2	Υ	Υ	2	2	2/3	N		
PIC18F6723	128K	65536	3936	1024	54	12	2/3	2	Υ	Υ	2	2	2/3	N		
PIC18F8628	96K	49152	3936	1024	70	16	2/3	2	Υ	Υ	2	2	2/3	Υ		
PIC18F8723	128K	65536	3936	1024	70	16	2/3	2	Υ	Υ	2	2	2/3	Υ		





PIC18F8723

Table of Contents

1.0	Device Overview	9
2.0	12-Bit Analog-to-Digital Converter (A/D) Module	31
3.0	Special Features of the CPU	41
4.0	Electrical Characteristics	43
5.0	Packaging Information	
Appe	endix A: Revision History	51
	endix B: Device Differences	
Appe	endix C: Conversion Considerations	52
Appe	endix D: Migration From Baseline to Enhanced Devices	52
Appe	endix E: Migration From Mid-Range to Enhanced Devices	53
Appe	endix F: Migration From High-End to Enhanced Devices	53
	C	
The I	Microchip Web Site	57
Cust	omer Change Notification Service	57
Cust	omer Support	57
Read	omer Supportler Response	58
	8F8723 family Product Identification System	

PIC18F8723

NOTES:

TABLE 1-1: DEVICE FEATURES

Features	PIC18F6628	PIC18F6723	PIC18F8628	PIC18F8723
Operating Frequency	DC – 40 MHz			
Program Memory (Bytes)	96K	128K	96K	128K
Program Memory (Instructions)	49152	65536	49152	65536
Data Memory (Bytes)	3936	3936	3936	3936
Data EEPROM Memory (Bytes)	1024	1024	1024	1024
Interrupt Sources	28	28	29	29
I/O Ports	Ports A, B, C, D, E, F, G	Ports A, B, C, D, E, F, G	Ports A, B, C, D, E, F, G, H, J	Ports A, B, C, D, E, F, G, H, J
Timers	5	5	5	5
Capture/Compare/PWM Modules	2	2	2	2
Enhanced Capture/Compare/ PWM Modules	3	3	3	3
Enhanced USART	2	2	2	2
Serial Communications	MSSP, Enhanced USART	MSSP, Enhanced USART	MSSP, Enhanced USART	MSSP, Enhanced USART
Parallel Communications (PSP)	Yes	Yes	Yes	Yes
12-Bit Analog-to-Digital Module	12 Input Channels	12 Input Channels	16 Input Channels	16 Input Channels
Resets (and Delays)	POR, BOR, RESET Instruction, Stack Full, Stack Underflow (PWRT, OST), MCLR (optional), WDT	POR, BOR, RESET Instruction, Stack Full, Stack Underflow (PWRT, OST), MCLR (optional), WDT	POR, BOR, RESET Instruction, Stack Full, Stack Underflow (PWRT, OST), MCLR (optional), WDT	POR, BOR, RESET Instruction, Stack Full, Stack Underflow (PWRT, OST), MCLR (optional), WDT
Programmable High/Low-Voltage Detect	Yes	Yes	Yes	Yes
Programmable Brown-out Reset	Yes	Yes	Yes	Yes
Instruction Set	75 Instructions; 83 with Extended Instruction Set Enabled			
Packages	64-Pin TQFP	64-Pin TQFP	80-Pin TQFP	80-Pin TQFP

TABLE 1-3: PIC18F8628/8723 (80-PIN) PINOUT I/O DESCRIPTIONS (CONTINUED)

		1 1		T			
Pin Name	Pin Number	Time Time		Description			
1 III Name	TQFP			Description			
				PORTB is a bidirectional I/O port. PORTB can be software programmed for internal weak pull-ups on all inputs.			
RB0/INT0/FLT0 RB0 INT0 FLT0	58	I/O I I	TTL ST ST	Digital I/O. External interrupt 0. PWM Fault input for ECCPx.			
RB1/INT1 RB1 INT1	57	I/O I	TTL ST	Digital I/O. External interrupt 1.			
RB2/INT2 RB2 INT2	56	I/O I	TTL ST	Digital I/O. External interrupt 2.			
RB3/INT3/ECCP2/P2A RB3 INT3 ECCP2 ⁽¹⁾	55	I/O I O	TTL ST —	Digital I/O. External interrupt 3. Enhanced Capture 2 input/Compare 2 output/ PWM2 output.			
P2A ⁽¹⁾		0	_	ECCP2 PWM output A.			
RB4/KBI0 RB4 KBI0	54	I/O I	TTL TTL	Digital I/O. Interrupt-on-change pin.			
RB5/KBI1/PGM RB5 KBI1 PGM	53	I/O I I/O	TTL TTL ST	Digital I/O. Interrupt-on-change pin. Low-Voltage ICSP™ Programming enable pin.			
RB6/KBI2/PGC RB6 KBI2 PGC	52	I/O I I/O	TTL TTL ST	Digital I/O. Interrupt-on-change pin. In-Circuit Debugger and ICSP™ programming clock pin.			
RB7/KBI3/PGD RB7 KBI3 PGD	47	I/O I I/O	TTL TTL ST	Digital I/O. Interrupt-on-change pin. In-Circuit Debugger and ICSP programming data pin.			

Legend: TTL = TTL compatible input

CMOS = CMOS compatible input or output

ST = Schmitt Trigger input with CMOS levels = Input

= Analog input Analog = Output

 $I^2C^{TM}/SMB = I^2C/SMBus$ input buffer

= Power

- Note 1: Alternate assignment for ECCP2 when Configuration bit, CCP2MX, is cleared (all operating modes except Microcontroller mode).
 - 2: Default assignment for ECCP2 in all operating modes (CCP2MX is set).
 - 3: Alternate assignment for ECCP2 when CCP2MX is cleared (Microcontroller mode only).
 - **4:** Default assignment for P1B/P1C/P3B/P3C (ECCPMX is set).
 - 5: Alternate assignment for P1B/P1C/P3B/P3C (ECCPMX is clear).

TABLE 1-3: PIC18F8628/8723 (80-PIN) PINOUT I/O DESCRIPTIONS (CONTINUED)

Dis Nove	Pin Number	Pin	Buffer	Donatistics.			
Pin Name	TQFP	Туре Туре		Description			
				PORTD is a bidirectional I/O port.			
RD0/AD0/PSP0 RD0 AD0 PSP0	72	I/O I/O I/O	ST TTL TTL	Digital I/O. External memory address/data 0. Parallel Slave Port data.			
RD1/AD1/PSP1 RD1 AD1 PSP1	69	I/O I/O I/O	ST TTL TTL	Digital I/O. External memory address/data 1. Parallel Slave Port data.			
RD2/AD2/PSP2 RD2 AD2 PSP2	68	I/O I/O I/O	ST TTL TTL	Digital I/O. External memory address/data 2. Parallel Slave Port data.			
RD3/AD3/PSP3 RD3 AD3 PSP3	67	I/O I/O I/O	ST TTL TTL	Digital I/O. External memory address/data 3. Parallel Slave Port data.			
RD4/AD4/PSP4/SDO2 RD4 AD4 PSP4 SDO2	66	I/O I/O I/O O	ST TTL TTL	Digital I/O. External memory address/data 4. Parallel Slave Port data. SPI data out.			
RD5/AD5/PSP5/ SDI2/SDA2 RD5 AD5 PSP5 SDI2 SDA2	65	I/O I/O I/O I	ST TTL TTL ST I ² C/SMB	Digital I/O. External memory address/data 5. Parallel Slave Port data. SPI data in. I ² C™ data I/O.			
RD6/AD6/PSP6/ SCK2/SCL2 RD6 AD6 PSP6 SCK2 SCL2	64	I/O I/O I/O I/O	ST TTL TTL ST I ² C/SMB	Digital I/O. External memory address/data 6. Parallel Slave Port data. Synchronous serial clock input/output for SPI mode. Synchronous serial clock input/output for I ² C mode.			
RD7/AD7/PSP7/SS2 RD7 AD7 PSP7 SS2	63	I/O I/O I/O	ST TTL TTL TTL	Digital I/O. External memory address/data 7. Parallel Slave Port data. SPI slave select input.			

Legend: TTL = TTL compatible input

CMOS = CMOS compatible input or output

ST = Schmitt Trigger input with CMOS levels Analog
I = Input O

O = Output

P = Power

 $I^2C^{TM}/SMB = I^2C/SMBus$ input buffer

= Analog input

Note 1: Alternate assignment for ECCP2 when Configuration bit, CCP2MX, is cleared (all operating modes except Microcontroller mode).

- 2: Default assignment for ECCP2 in all operating modes (CCP2MX is set).
- 3: Alternate assignment for ECCP2 when CCP2MX is cleared (Microcontroller mode only).
- 4: Default assignment for P1B/P1C/P3B/P3C (ECCPMX is set).
- **5:** Alternate assignment for P1B/P1C/P3B/P3C (ECCPMX is clear).

TABLE 1-3: PIC18F8628/8723 (80-PIN) PINOUT I/O DESCRIPTIONS (CONTINUED)

	Pin Number	Pin	Buffer	Description			
Pin Name	TQFP	Туре	Type				
RE0/AD8/RD/P2D RE0 AD8 RD P2D	4	I/O I/O I	ST TTL TTL	PORTE is a bidirectional I/O port. Digital I/O. External memory address/data 8. Read control for Parallel Slave Port.			
RE1/AD9/WR/P2C RE1 AD9 WR P2C	3	I/O I/O I	ST TTL TTL	ECCP2 PWM output D. Digital I/O. External memory address/data 9. Write control for Parallel Slave Port. ECCP2 PWM output C.			
RE2/AD10/CS/P2B RE2 AD10 CS P2B	78	I/O I/O I O	ST TTL TTL —	Digital I/O. External memory address/data 10. Chip select control for Parallel Slave Port. ECCP2 PWM output B.			
RE3/AD11/P3C RE3 AD11 P3C ⁽⁴⁾	77	I/O I/O O	ST TTL —	Digital I/O. External memory address/data 11. ECCP3 PWM output C.			
RE4/AD12/P3B RE4 AD12 P3B ⁽⁴⁾	76	I/O I/O O	ST TTL —	Digital I/O. External memory address/data 12. ECCP3 PWM output B.			
RE5/AD13/P1C RE5 AD13 P1C ⁽⁴⁾	75	I/O I/O O	ST TTL —	Digital I/O. External memory address/data 13. ECCP1 PWM output C.			
RE6/AD14/P1B RE6 AD14 P1B ⁽⁴⁾	74	I/O I/O O	ST TTL —	Digital I/O. External memory address/data 14. ECCP1 PWM output B.			
RE7/AD15/ECCP2/ P2A RE7 AD15 ECCP2 ⁽³⁾	73	I/O I/O I/O	ST TTL ST	Digital I/O. External memory address/data 15. Enhanced Capture 2 input/Compare 2 output/ PWM2 output. ECCP2 PWM output A.			

Legend: TTL = TTL compatible input

CMOS = CMOS compatible input or output

ST = Schmitt Trigger input with CMOS levels

Analog = Analog input

I = Input

O = Output

P = Power

 $I^2C^{TM}/SMB = I^2C/SMBus$ input buffer

Note 1: Alternate assignment for ECCP2 when Configuration bit, CCP2MX, is cleared (all operating modes except Microcontroller mode).

- 2: Default assignment for ECCP2 in all operating modes (CCP2MX is set).
- 3: Alternate assignment for ECCP2 when CCP2MX is cleared (Microcontroller mode only).
- **4:** Default assignment for P1B/P1C/P3B/P3C (ECCPMX is set).
- 5: Alternate assignment for P1B/P1C/P3B/P3C (ECCPMX is clear).

TABLE 1-3: PIC18F8628/8723 (80-PIN) PINOUT I/O DESCRIPTIONS (CONTINUED)

Pin Name	Pin Number	Pin	Buffer	Description			
Pin Name	TQFP	Type Type		Description			
				PORTH is a bidirectional I/O port.			
RH0/A16 RH0 A16	79	I/O I/O	ST TTL	Digital I/O. External memory address/data 16.			
RH1/A17 RH1 A17	80	I/O I/O	ST TTL	Digital I/O. External memory address/data 17.			
RH2/A18 RH2 A18	1	I/O I/O	ST TTL	Digital I/O. External memory address/data 18.			
RH3/A19 RH3 A19	2	I/O I/O	ST TTL	Digital I/O. External memory address/data 19.			
RH4/AN12/P3C RH4 AN12 P3C ⁽⁵⁾	22	I/O 	ST Analog —	Digital I/O. Analog input 12. ECCP3 PWM output C.			
RH5/AN13/P3B RH5 AN13 P3B ⁽⁵⁾	21	I/O I O	ST Analog —	Digital I/O. Analog input 13. ECCP3 PWM output B.			
RH6/AN14/P1C RH6 AN14 P1C ⁽⁵⁾	20	I/O I O	ST Analog —	Digital I/O. Analog input 14. ECCP1 PWM output C.			
RH7/AN15/P1B RH7 AN15 P1B ⁽⁵⁾	19	I/O - o	ST Analog —	Digital I/O. Analog input 15. ECCP1 PWM output B.			

Legend: TTL = TTL compatible input CMOS = CMOS compatible input or output

ST = Schmitt Trigger input with CMOS levels Analog = Analog input
I = Input O = Output

P = Power $I^2C^{TM}/SMB = I^2C/SMBus$ input buffer

Note 1: Alternate assignment for ECCP2 when Configuration bit, CCP2MX, is cleared (all operating modes except Microcontroller mode).

- 2: Default assignment for ECCP2 in all operating modes (CCP2MX is set).
- 3: Alternate assignment for ECCP2 when CCP2MX is cleared (Microcontroller mode only).
- 4: Default assignment for P1B/P1C/P3B/P3C (ECCPMX is set).
- 5: Alternate assignment for P1B/P1C/P3B/P3C (ECCPMX is clear).

2.2 Selecting and Configuring Acquisition Time

The ADCON2 register allows the user to select an acquisition time that occurs each time the GO/DONE bit is set. It also gives users the option to use an automatically determined acquisition time.

Acquisition time may be set with the ACQT2:ACQT0 bits (ADCON2<5:3>), which provide a range of 2 to 20 TAD. When the GO/DONE bit is set, the A/D module continues to sample the input for the selected acquisition time, then automatically begins a conversion. Since the acquisition time is programmed, there may be no need to wait for an acquisition time between selecting a channel and setting the GO/DONE bit.

Manual acquisition is selected when ACQT2:ACQT0 = 000. When the GO/DONE bit is set, sampling is stopped and a conversion begins. The user is responsible for ensuring the required acquisition time has passed between selecting the desired input channel and setting the GO/DONE bit. This option is also the default Reset state of the ACQT2:ACQT0 bits and is compatible with devices that do not offer programmable acquisition times.

In either case, when the conversion is completed, the GO/DONE bit is cleared, the ADIF flag is set and the A/D begins sampling the currently selected channel again. If an acquisition time is programmed, there is nothing to indicate if the acquisition time has ended or if the conversion has begun.

2.3 Selecting the A/D Conversion Clock

The A/D conversion time per bit is defined as TAD. The A/D conversion requires 13 TAD per 12-bit conversion. The source of the A/D conversion clock is software selectable. There are seven possible options for TAD:

- 2 Tosc
- 4 Tosc
- 8 Tosc
- 16 Tosc
- 32 Tosc
- 64 Tosc
- · Internal RC Oscillator

For correct A/D conversions, the A/D conversion clock (TAD) must be as short as possible, but greater than the minimum TAD (see parameter 130 for more information).

Table 2-1 shows the resultant TAD times derived from the device operating frequencies and the A/D clock source selected.

TABLE 2-1: TAD vs. DEVICE OPERATING FREQUENCIES

A/D Clock So	A/D Clock Source (TAD)					
Operation	ADCS2:ADCS0	Maximum Fosc				
2 Tosc	000	2.50 MHz				
4 Tosc	100	5.00 MHz				
8 Tosc	001	10.00 MHz				
16 Tosc	101	20.00 MHz				
32 Tosc	010	40.00 MHz				
64 Tosc	110	40.00 MHz				
RC ⁽¹⁾	x11	1.00 MHz ⁽²⁾				

- **Note 1:** The RC source has a typical TAD time of 2.5 μ s.
 - 2: For device frequencies above 1 MHz, the device must be in Sleep for the entire conversion or a Fosc divider should be used instead; otherwise, the A/D accuracy specification may not be met.

2.6 A/D Conversions

Figure 2-4 shows the operation of the A/D Converter after the GO/DONE bit has been set and the ACQT2:ACQT0 bits are cleared. A conversion is started after the following instruction to allow entry into Sleep mode before the conversion begins.

Figure 2-5 shows the operation of the A/D Converter after the GO/DONE bit has been set, the ACQT2:ACQT0 bits are set to '010' and a 4 TAD acquisition time has been selected before the conversion starts.

Clearing the GO/DONE bit during a conversion will abort the current conversion. The A/D Result register pair will NOT be updated with the partially completed A/D conversion sample. This means the ADRESH:ADRESL registers will continue to contain the value of the last completed conversion (or the last value written to the ADRESH:ADRESL registers).

After the A/D conversion is completed or aborted, a 2 Tcy wait is required before the next acquisition can be started. After this wait, acquisition on the selected channel is automatically started.

Note: The GO/DONE bit should NOT be set in the same instruction that turns on the A/D. Code should wait at least 2 μs after enabling the A/D before beginning an acquisition and conversion cycle.

2.7 Discharge

The discharge phase is used to initialize the value of the holding capacitor. The array is discharged before every sample. This feature helps to optimize the unity gain amplifier, as the circuit always needs to charge the capacitor array, rather than charge/discharge based on previous measure values.

FIGURE 2-4: A/D CONVERSION TAD CYCLES (ACQT<2:0> = 000, TACQ = 0)





FIGURE 2-5: A/D CONVERSION TAD CYCLES (ACQT<2:0> = 010, TACQ = 4 TAD)



2.8 Use of the ECCP2 Trigger

An A/D conversion can be started by the Special Event Trigger of the ECCP2 module. This requires that the CCP2M3:CCP2M0 bits (CCP2CON<3:0>) be programmed as '1011' and that the A/D module is enabled (ADON bit is set). When the trigger occurs, the GO/DONE bit will be set, starting the A/D acquisition and conversion, and the Timer1 (or Timer3) counter will be reset to zero. Timer1 (or Timer3) is reset to automatically repeat the A/D acquisition period with minimal software overhead (moving ADRESH:ADRESL to the

desired location). The appropriate analog input channel must be selected and the minimum acquisition period is either timed by the user, or an appropriate TACQ time selected before the Special Event Trigger sets the GO/DONE bit (starts a conversion).

If the A/D module is not enabled (ADON is cleared), the Special Event Trigger will be ignored by the A/D module but will still reset the Timer1 (or Timer3) counter.

TABLE 2-2: REGISTERS ASSOCIATED WITH A/D OPERATION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	(3)
PIR1	PSPIF	ADIF	RC1IF	TX1IF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	(3)
PIE1	PSPIE	ADIE	RC1IE	TX1IE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	(3)
IPR1	PSPIP	ADIP	RC1IP	TX1IP	SSP1IP	CCP1IP	TMR2IP	TMR1IP	(3)
PIR2	OSCFIF	CMIF	_	EEIF	BCL1IF	HLVDIF	TMR3IF	CCP2IF	(3)
PIE2	OSCFIE	CMIE	_	EEIE	BCL1IE	HLVDIE	TMR3IE	CCP2IE	(3)
IPR2	OSCFIP	CMIP	_	EEIP	BCL1IP	HLVDIP	TMR3IP	CCP2IP	(3)
ADRESH	A/D Result	Register Hig	h Byte						(3)
ADRESL	A/D Result	Register Lov	w Byte						(3)
ADCON0	_	_	CHS3	CHS2	CHS1	CHS0	GO/DONE	ADON	(3)
ADCON1	_	_	VCFG1	VCFG0	PCFG3	PCFG2	PCFG1	PCFG0	(3)
ADCON2	ADFM	_	ACQT2	ACQT1	ACQT0	ADCS2	ADCS1	ADCS0	(3)
TRISA	TRISA7 ⁽¹⁾	TRISA6 ⁽¹⁾	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	(3)
TRISF	TRISF7	TRISF6	TRISF5	TRISF4	TRISF3	TRISF2	TRISF1	TRISF0	(3)
TRISH ⁽²⁾	TRISH7	TRISH6	TRISH5	TRISH4	TRISH3	TRISH2	TRISH1	TRISH0	(3)

Legend: — = unimplemented, read as '0'. Shaded cells are not used for A/D conversion.

Note 1: PORTA<7:6> and their direction bits are individually configured as port pins based on various primary oscillator modes. When disabled, these bits read as '0'.

- 2: These registers are not implemented on PIC18F6628/6723 devices.
- 3: For these Reset values, see the "PIC18F8722 Family Data Sheet" (DS39646).

4.0 ELECTRICAL CHARACTERISTICS

Note: Other than some basic data, this section documents only the PIC18F8723 family's specifications that differ from those of the PIC18F8722 family devices. For detailed information on the electrical specifications shared by the PIC18F8723 family and PIC18F8722 family devices, see the "PIC18F8722 Family Data Sheet" (DS39646).

Absolute Maximum Ratings^(†)

Ambient temperature under bias	40°C to +125°C
Storage temperature	65°C to +150°C
Voltage on any pin with respect to Vss (except VDD and MCLR)	0.3V to (VDD + 0.3V)
Voltage on VDD with respect to Vss	0.3V to +7.5V
Voltage on MCLR with respect to Vss (Note 2)	0V to +13.25V
Total power dissipation (Note 1)	1.0W
Maximum current out of Vss pin	300 mA
Maximum current into VDD pin	250 mA
Input clamp current, lik (Vi < 0 or Vi > VDD)	±20 mA
Output clamp current, lok (Vo < 0 or Vo > VDD)	±20 mA
Maximum output current sunk by any I/O pin	25 mA
Maximum output current sourced by any I/O pin	25 mA
Maximum current sunk by all ports	200 mA
Maximum current sourced by all ports	200 mA

- Note 1: Power dissipation is calculated as follows: Pdis = VDD x {IDD Σ IOH} + Σ {(VDD VOH) x IOH} + Σ (VOL x IOL)
 - 2: Voltage spikes below Vss at the RG5/MCLR/VPP pin, inducing currents greater than 80 mA, may cause latch-up. Thus, a series resistor of 50-100Ω should be used when applying a "low" level to the RG5/MCLR/VPP pin, rather than pulling this pin directly to Vss.

† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

FIGURE 4-1: PIC18F8723 FAMILY VOLTAGE-FREQUENCY GRAPH (INDUSTRIAL)




FIGURE 4-2: PIC18F8723 FAMILY VOLTAGE-FREQUENCY GRAPH (EXTENDED)




TABLE 4-1: A/D CONVERTER CHARACTERISTICS: PIC18F8723 FAMILY (INDUSTRIAL)

Param No.	Sym	Characteristic	Min	Тур	Мах	Units		Conditions
A01	NR	Resolution	_	_	12	bit		ΔV REF $\geq 3.0V$
A03	EIL	Integral Linearity Error	_	<±1	±2.0	LSB	VDD = 3.0V	ΔV REF $\geq 3.0V$
			_	_	±2.0	LSB	VDD = 5.0V	
A04	EDL	Differential Linearity Error	_	<±1	+1.5/-1.0	LSB	VDD = 3.0V	$\Delta VREF \ge 3.0V$
			_	_	+1.5/-1.0	LSB	VDD = 5.0V	
A06	Eoff	Offset Error	_	<±1	±5	LSB	VDD = 3.0V	$\Delta VREF \ge 3.0V$
			_	_	±3	LSB	VDD = 5.0V	
A07	Egn	Gain Error	_	<±1	±1.25	LSB	VDD = 3.0V	$\Delta VREF \ge 3.0V$
			_	_	±2.00	LSB	VDD = 5.0V	
A10	_	Monotonicity	Gı	uarantee	d ⁽¹⁾	_		VSS ≤ VAIN ≤ VREF
A20	ΔVREF	Reference Voltage Range (VREFH – VREFL)	3	_	VDD – VSS	V		For 12-bit resolution
A21	VREFH	Reference Voltage High	Vss + 3.0V	_	VDD + 0.3V	V		For 12-bit resolution
A22	VREFL	Reference Voltage Low	Vss - 0.3V	_	VDD - 3.0V	V		For 12-bit resolution
A25	VAIN	Analog Input Voltage	VREFL	_	VREFH	V		
A30	ZAIN	Recommended Impedance of Analog Voltage Source	_	_	2.5	kΩ		
A50	IREF	VREF Input Current ⁽²⁾		_	5 150	μA μA		During VAIN acquisition. During A/D conversion cycle.

Note 1: The A/D conversion result never decreases with an increase in the input voltage and has no missing codes.

^{2:} VREFH current is from the RA3/AN3/VREF+ pin or VDD, whichever is selected as the VREFH source. VREFL current is from the RA2/AN2/VREF-/CVREF pin or VSS, whichever is selected as the VREFL source.

FIGURE 4-4: A/D CONVERSION TIMING




TABLE 4-2: A/D CONVERSION REQUIREMENTS

Param No.	Symbol	Characteristic		Min	Max	Units	Conditions
130	TAD	A/D Clock Period	PIC18 F XXXX	0.8	12.5 ⁽¹⁾	μS	Tosc based, VREF ≥ 3.0V
			PIC18 LF XXXX	1.4	25.0 ⁽¹⁾	μS	V _{DD} = 3.0V; Tosc based, V _{REF} full range
			PIC18FXXXX	_	1	μS	A/D RC mode
			PIC18 LF XXXX	_	3	μS	VDD = 3.0V; A/D RC mode
131	TCNV	Conversion Time (not including acquisition time) ⁽²⁾		13	14	TAD	
132	TACQ	Acquisition Time ⁽³⁾		1.4	_	μS	
135	Tswc	Switching Time from Convert → Sample		_	(Note 4)		
137	TDIS	Discharge Time		0.2	_	μS	

Note 1: The time of the A/D clock period is dependent on the device frequency and the TAD clock divider.

- 2: ADRES registers may be read on the following Tcy cycle.
- 3: The time for the holding capacitor to acquire the "New" input voltage when the voltage changes full scale after the conversion (VDD to Vss or Vss to VDD). The source impedance (Rs) on the input channels is 50Ω .
- 4: On the following cycle of the device clock.

INDEX

A		F	
A/D	31	Features Summary Table	3
A/D Converter Interrupt, Configuring	35	1	
Acquisition Requirements	36	ı	
ADCON0 Register	31	Internet Address	57
ADCON1 Register	31	Interrupt Sources	
ADCON2 Register	31	A/D Conversion Complete	35
ADRESH Register	31, 34	М	
ADRESL Register	31		
Analog Port Pins, Configuring	38	Microchip Internet Web Site	
Associated Registers	40	Migration From Baseline to Enhanced Devices	
Configuring the Module	35	Migration From High-End to Enhanced Devices	
Conversion Clock (TAD)	37	Migration From Mid-Range to Enhanced Devices	
Conversion Status (GO/DONE Bit)	34	More Information	
Conversions	39	Customer Notification System	
Converter Characteristics	46	Errata	7
Discharge	39	0	
Operation in Power-Managed Modes	38		
Selecting and Configuring Acquisition Time	37	Overview	_
Special Event Trigger (ECCP2)	40	External Memory Interface	
Transfer Function	35	Features Summary Table	
Use of the ECCP2 Trigger	40	Peripheral Highlights	
Absolute Maximum Ratings	43	Power-Managed Modes	
ADCON0 Register	31	Special Microcontroller Features	3
GO/DONE Bit	34	P	
ADCON1 Register	31	Parkarian Information	40
ADCON2 Register	31	Packaging Information	
ADRESH Register	31	Peripheral Highlights	c
ADRESL Register	31, 34	Pin Diagrams 64-Pin TQFP	,
Analog-to-Digital Converter. See A/D.			
В		80-Pin TQFPPin Functions	5
			20
Block Diagrams		AV(00 (64-pin)	
A/D		AVDD (80-pin)	
Analog Input Model		AVSS (80-pin)	
PIC18F6628/6723			
PIC18F8628/8723	12	OSC1/CLKI/RA7 OSC2/CLKO/RA6	
С		RA0/AN0	
		RA1/AN1	-
Compare (ECCP2 Module)		RA2/AN2/VREF-	
Special Event Trigger		RA3/AN3/VREF+	,
Conversion Considerations		RA4/T0CKI	
Customer Change Notification Service		RA5/AN4/HLVDIN	
Customer Notification Service		RB0/INT0/FLT0	
Customer Notification System		RB1/INT1	
Customer Support	57	RB2/INT2	
D		RB3/INT3	,
Device Differences	E1	RB3/INT3/ECCP2/P2A	
Device ID Registers		RB4/KBI0	
•	41	RB5/KBI1/PGM	,
Device Overview	10	RB6/KBI2/PGC	
Features (table)		RB7/KBI3/PGD	
Special Features	9	RC0/T10S0/T13CKI	
E		RC1/T10SI/ECCP2/P2A	
Electrical Characteristics	13	RC2/ECCP1/P1A	-
Equations	4J	RC2/ECCP1/P1A	
·	36	RC4/SDI1/SDA1	,
A/D Minimum Charging Time		RC5/SD01	,
A/D Minimum Charging Time		RC6/TX1/CK1	
Calculating the Minimum Required Acquisition			
Errata		RC7/RX1/DT1 RD0/AD0/PSP0	
External Memory Interface	3		
		RD0/PSP0	17

READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

lo:	Technical Publications Manager	Total Pages Sent
RE:	Reader Response	
From:	m: Name	
	· •	
		FAV. (
Δnn	Telephone: () lication (optional):	FAX: ()
	ıld you like a reply?YN	
	· — · —	Liv. A. N. J. Boosse (B.
Devi	ice: PIC18F8723 Family	Literature Number: DS39894B
Que	stions:	
1.	What are the best features of this do	cument?
•		
2.	How does this document meet your h	nardware and software development needs?
3.	Do you find the organization of this d	ocument easy to follow? If not, why?
•		
4.	what additions to the document do y	ou think would enhance the structure and subject?
5.	What deletions from the document or	ould be made without affecting the overall usefulness?
J.	what deletions from the document of	ould be made without affecting the overall decidiness:
•		
6.	Is there any incorrect or misleading in	nformation (what and where)?
0. 13 (g	
-		
7.	How would you improve this docume	ent?
•		
	-	