

Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

Product Status	Discontinued at Digi-Key
Core Processor	ARM® Cortex®-M0+
Core Size	32-Bit Single-Core
Speed	25MHz
Connectivity	I <sup>2</sup> C, IrDA, SmartCard, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, I <sup>2</sup> S, POR, PWM, WDT
Number of I/O	17
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	1.98V ~ 3.8V
Data Converters	A/D 4x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	24-VQFN Exposed Pad
Supplier Device Package	24-QFN (5x5)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/silicon-labs/efm32hg110f64g-a-qfn24r">https://www.e-xfl.com/product-detail/silicon-labs/efm32hg110f64g-a-qfn24r</a>

## 2.1.21 Advanced Encryption Standard Accelerator (AES)

The AES accelerator performs AES encryption and decryption with 128-bit. Encrypting or decrypting one 128-bit data block takes 52 HFCORECLK cycles with 128-bit keys. The AES module is an AHB slave which enables efficient access to the data and key registers. All write accesses to the AES module must be 32-bit operations, i.e. 8- or 16-bit operations are not supported.

## 2.1.22 General Purpose Input/Output (GPIO)

In the EFM32HG110, there are 17 General Purpose Input/Output (GPIO) pins, which are divided into ports with up to 16 pins each. These pins can individually be configured as either an output or input. More advanced configurations like open-drain, filtering and drive strength can also be configured individually for the pins. The GPIO pins can also be overridden by peripheral pin connections, like Timer PWM outputs or USART communication, which can be routed to several locations on the device. The GPIO supports up to 11 asynchronous external pin interrupts, which enables interrupts from any pin on the device. Also, the input value of a pin can be routed through the Peripheral Reflex System to other peripherals.

## 2.2 Configuration Summary

The features of the EFM32HG110 is a subset of the feature set described in the EFM32HG Reference Manual. Table 2.1 (p. 6) describes device specific implementation of the features.

**Table 2.1. Configuration Summary**


Module	Configuration	Pin Connections
Cortex-M0+	Full configuration	NA
DBG	Full configuration	DBG_SWCLK, DBG_SWDIO,
MSC	Full configuration	NA
DMA	Full configuration	NA
RMU	Full configuration	NA
EMU	Full configuration	NA
CMU	Full configuration	CMU_OUT0, CMU_OUT1
WDOG	Full configuration	NA
PRS	Full configuration	NA
I2C0	Full configuration	I2C0_SDA, I2C0_SCL
USART0	Full configuration with IrDA and I2S	US0_TX, US0_RX, US0_CLK, US0_CS
USART1	Full configuration with I2S and IrDA	US1_TX, US1_RX, US1_CLK, US1_CS
LEUART0	Full configuration	LEU0_TX, LEU0_RX
TIMER0	Full configuration with DTI	TIM0_CC[2:0], TIM0_CDTI[2:0]
TIMER1	Full configuration	TIM1_CC[2:0]
TIMER2	Full configuration	TIM2_CC[2:0]
RTC	Full configuration	NA
PCNT0	Full configuration, 16-bit count register	PCNT0_S[1:0]
ACMP0	Full configuration	ACMP0_CH[1:0], ACMP0_O
VCMP	Full configuration	NA
ADC0	Full configuration	ADC0_CH[7:6]

Symbol	Parameter	Condition	Min	Typ	Max	Unit
I <sub>EM1</sub>	EM1 current	24 MHz HFXO, all peripheral clocks disabled, V <sub>DD</sub> = 3.0 V, T <sub>AMB</sub> =25°C		64	68	μA/ MHz
		24 MHz HFXO, all peripheral clocks disabled, V <sub>DD</sub> = 3.0 V, T <sub>AMB</sub> =85°C		67	71	μA/ MHz
		24 MHz USHFRCO, all peripheral clocks disabled, V <sub>DD</sub> = 3.0 V, T <sub>AMB</sub> =25°C		85	91	μA/ MHz
		24 MHz USHFRCO, all peripheral clocks disabled, V <sub>DD</sub> = 3.0 V, T <sub>AMB</sub> =85°C		86	92	μA/ MHz
		24 MHz HFRCO, all peripheral clocks disabled, V <sub>DD</sub> = 3.0 V, T <sub>AMB</sub> =25°C		51	55	μA/ MHz
		24 MHz HFRCO, all peripheral clocks disabled, V <sub>DD</sub> = 3.0 V, T <sub>AMB</sub> =85°C		52	56	μA/ MHz
		21 MHz HFRCO, all peripheral clocks disabled, V <sub>DD</sub> = 3.0 V, T <sub>AMB</sub> =25°C		53	57	μA/ MHz
		21 MHz HFRCO, all peripheral clocks disabled, V <sub>DD</sub> = 3.0 V, T <sub>AMB</sub> =85°C		54	58	μA/ MHz
		14 MHz HFRCO, all peripheral clocks disabled, V <sub>DD</sub> = 3.0 V, T <sub>AMB</sub> =25°C		56	59	μA/ MHz
		14 MHz HFRCO, all peripheral clocks disabled, V <sub>DD</sub> = 3.0 V, T <sub>AMB</sub> =85°C		57	61	μA/ MHz
		11 MHz HFRCO, all peripheral clocks disabled, V <sub>DD</sub> = 3.0 V, T <sub>AMB</sub> =25°C		58	61	μA/ MHz
		11 MHz HFRCO, all peripheral clocks disabled, V <sub>DD</sub> = 3.0 V, T <sub>AMB</sub> =85°C		59	63	μA/ MHz
		6.6 MHz HFRCO, all peripheral clocks disabled, V <sub>DD</sub> = 3.0 V, T <sub>AMB</sub> =25°C		64	68	μA/ MHz
		6.6 MHz HFRCO, all peripheral clocks disabled, V <sub>DD</sub> = 3.0 V, T <sub>AMB</sub> =85°C		67	71	μA/ MHz
		1.2 MHz HFRCO. all peripheral clocks disabled, V <sub>DD</sub> = 3.0 V, T <sub>AMB</sub> =25°C		106	114	μA/ MHz
		1.2 MHz HFRCO. all peripheral clocks disabled, V <sub>DD</sub> = 3.0 V, T <sub>AMB</sub> =85°C		114	126	μA/ MHz
I <sub>EM2</sub>	EM2 current	EM2 current with RTC prescaled to 1 Hz, 32.768 kHz LFRCO, V <sub>DD</sub> = 3.0 V, T <sub>AMB</sub> =25°C		0.9	1.35	μA


Symbol	Parameter	Condition	Min	Typ	Max	Unit
		EM2 current with RTC prescaled to 1 Hz, 32.768 kHz LFRCO, $V_{DD}=3.0\text{ V}$ , $T_{AMB}=85^{\circ}\text{C}$		1.6	3.50	$\mu\text{A}$
$I_{EM3}$	EM3 current	EM3 current (ULFRCO enabled, LFRCO/LFXO disabled), $V_{DD}=3.0\text{ V}$ , $T_{AMB}=25^{\circ}\text{C}$		0.6	0.90	$\mu\text{A}$
		EM3 current (ULFRCO enabled, LFRCO/LFXO disabled), $V_{DD}=3.0\text{ V}$ , $T_{AMB}=85^{\circ}\text{C}$		1.2	2.65	$\mu\text{A}$
$I_{EM4}$	EM4 current	$V_{DD}=3.0\text{ V}$ , $T_{AMB}=25^{\circ}\text{C}$		0.02	0.035	$\mu\text{A}$
		$V_{DD}=3.0\text{ V}$ , $T_{AMB}=85^{\circ}\text{C}$		0.18	0.480	$\mu\text{A}$

### 3.4.1 EM0 Current Consumption


**Figure 3.1. EM0 Current consumption while executing prime number calculation code from flash with HFRCO running at 24 MHz**




**Figure 3.2. EM0 Current consumption while executing prime number calculation code from flash with HFRCO running at 21 MHz**




**Figure 3.7. EM1 Current consumption with all peripheral clocks disabled and HFRCO running at 21 MHz**




**Figure 3.8. EM1 Current consumption with all peripheral clocks disabled and HFRCO running at 14 MHz**



**Figure 3.9. EM1 Current consumption with all peripheral clocks disabled and HFRCO running at 11 MHz**




**Figure 3.10. EM1 Current consumption with all peripheral clocks disabled and HFRCO running at 6.6 MHz**



### 3.4.5 EM4 Current Consumption

Figure 3.13. EM4 current consumption.



## 3.5 Transition between Energy Modes

The transition times are measured from the trigger to the first clock edge in the CPU.

Table 3.4. Energy Modes Transitions


Symbol	Parameter	Min	Typ	Max	Unit
$t_{EM10}$	Transition time from EM1 to EM0		0		HF-CORE-CLK cycles
$t_{EM20}$	Transition time from EM2 to EM0		2		µs
$t_{EM30}$	Transition time from EM3 to EM0		2		µs
$t_{EM40}$	Transition time from EM4 to EM0		163		µs

## 3.6 Power Management


The EFM32HG requires the AVDD\_x, VDD\_DREG and IOVDD\_x pins to be connected together (with optional filter) at the PCB level. For practical schematic recommendations, please see the application note, "AN0002 EFM32 Hardware Design Considerations".

Symbol	Parameter	Condition	Min	Typ	Max	Unit
	by the glitch suppression filter					
$t_{IOOF}$	Output fall time	GPIO_Px_CTRL DRIVEMODE = LOWEST and load capacitance $C_L=12.5-25pF$ .	$20+0.1C_L$		250	ns
		GPIO_Px_CTRL DRIVEMODE = LOW and load capacitance $C_L=350-600pF$	$20+0.1C_L$		250	ns
$V_{IOHYST}$	I/O pin hysteresis ( $V_{IOTHR+} - V_{IOTHR-}$ )	$V_{DD} = 1.98 - 3.8 V$	$0.1V_{DD}$			V




**Figure 3.17. Typical High-Level Output Current, 3V Supply Voltage**


GPIO\_Px\_CTRL DRIVEMODE = LOWEST



GPIO\_Px\_CTRL DRIVEMODE = LOW



GPIO\_Px\_CTRL DRIVEMODE = STANDARD





GPIO\_Px\_CTRL DRIVEMODE = HIGH

Symbol	Parameter	Condition	Min	Typ	Max	Unit
$V_{ADCCMIN}$	Common mode input range		0		$V_{DD}$	V
$I_{ADCIN}$	Input current	2pF sampling capacitors		<100		nA
$CMRR_{ADC}$	Analog input common mode rejection ratio			65		dB
$I_{ADC}$	Average active current	1 MSamples/s, 12 bit, external reference		392	510	$\mu A$
		10 kSamples/s 12 bit, internal 1.25 V reference, WARMUP-MODE in ADCn_CTRL set to 0b00		67		$\mu A$
		10 kSamples/s 12 bit, internal 1.25 V reference, WARMUP-MODE in ADCn_CTRL set to 0b01		63		$\mu A$
		10 kSamples/s 12 bit, internal 1.25 V reference, WARMUP-MODE in ADCn_CTRL set to 0b10		64		$\mu A$
		10 kSamples/s 12 bit, internal 1.25 V reference, WARMUP-MODE in ADCn_CTRL set to 0b11		244		$\mu A$
$I_{ADCREf}$	Current consumption of internal voltage reference	Internal voltage reference		65		$\mu A$
$C_{ADCIN}$	Input capacitance			2		pF
$R_{ADCIN}$	Input ON resistance		1			MOhm
$R_{ADCfilt}$	Input RC filter resistance			10		kOhm
$C_{ADCfilt}$	Input RC filter/de-coupling capacitance			250		fF
$f_{ADCCLK}$	ADC Clock Frequency				13	MHz
$t_{ADCCONV}$	Conversion time	6 bit	7			ADC-CLK Cycles
		8 bit	11			ADC-CLK Cycles
		12 bit	13			ADC-CLK Cycles
$t_{ADCACQ}$	Acquisition time	Programmable	1		256	ADC-CLK Cycles
$t_{ADCACQVDD3}$	Required acquisition time for VDD/3 reference		2			$\mu s$

Symbol	Parameter	Condition	Min	Typ	Max	Unit
		200 kSamples/s, 12 bit, single ended, $V_{DD}$ reference		76		dBc
		200 kSamples/s, 12 bit, differential, internal 1.25V reference		79		dBc
		200 kSamples/s, 12 bit, differential, internal 2.5V reference		79		dBc
		200 kSamples/s, 12 bit, differential, 5V reference		78		dBc
		200 kSamples/s, 12 bit, differential, $V_{DD}$ reference	68	79		dBc
		200 kSamples/s, 12 bit, differential, $2 \times V_{DD}$ reference		79		dBc
$V_{ADCOFFSET}$	Offset voltage	After calibration, single ended	-4	0.3	4	mV
		After calibration, differential		0.3		mV
$TGRAD_{ADCTH}$	Thermometer output gradient			-1.92		mV/°C
				-6.3		ADC Codes/°C
$DNL_{ADC}$	Differential non-linearity (DNL)	$V_{DD} = 3.0$ V, external 2.5V reference	-1	$\pm 0.7$	4	LSB
$INL_{ADC}$	Integral non-linearity (INL), End point method			$\pm 1.6$	$\pm 3$	LSB
$MC_{ADC}$	No missing codes		11.999 <sup>1</sup>	12		bits
$VREF_{ADC}$	ADC Internal Voltage Reference	Internal 1.25V, $V_{DD} = 3V$ , 25°C	1.248	1.254	1.262	V
		Internal 1.25V, Full temperature and supply range	1.188	1.254	1.302	V
		Internal 2.5V, $V_{DD} = 3V$ , 25°C	2.492	2.506	2.520	V
		Internal 2.5V, Full temperature and supply range	2.402	2.506	2.600	V

<sup>1</sup>On the average every ADC will have one missing code, most likely to appear around  $2048 \pm n \times 512$  where n can be a value in the set {-3, -2, -1, 1, 2, 3}. There will be no missing code around 2048, and in spite of the missing code the ADC will be monotonic at all times so that a response to a slowly increasing input will always be a slowly increasing output. Around the one code that is missing, the neighbour codes will look wider in the DNL plot. The spectra will show spurs on the level of -78dBc for a full scale input for chips that have the missing code issue.

The integral non-linearity (INL) and differential non-linearity parameters are explained in Figure 3.26 (p. 37) and Figure 3.27 (p. 37) , respectively.

**Figure 3.26. Integral Non-Linearity (INL)****Figure 3.27. Differential Non-Linearity (DNL)**








**Figure 3.30. ADC Differential Linearity Error vs Code, Vdd = 3V, Temp = 25°C****1.25V Reference****2.5V Reference****2XVDDVSS Reference****5VDIFF Reference****VDD Reference**


Figure 3.34. IDAC Source Current as a function of voltage on IDAC\_OUT




Range 0









Range 1



Range 2



Range 3

**Figure 3.35. IDAC Sink Current as a function of voltage from IDAC\_OUT****Range 0****Range 1****Range 2****Range 3****Figure 3.36. IDAC linearity**

## 3.12 Analog Comparator (ACMP)

**Table 3.25. ACMP**

Symbol	Parameter	Condition	Min	Typ	Max	Unit
$V_{ACMPIN}$	Input voltage range		0		$V_{DD}$	V
$V_{ACMPCM}$	ACMP Common Mode voltage range		0		$V_{DD}$	V
$I_{ACMP}$	Active current	BIASPROG=0b0000, FULL-BIAS=0 and HALFBIAS=1 in ACMPn_CTRL register		0.1	0.4	$\mu A$
		BIASPROG=0b1111, FULL-BIAS=0 and HALFBIAS=0 in ACMPn_CTRL register		2.87	15	$\mu A$
		BIASPROG=0b1111, FULL-BIAS=1 and HALFBIAS=0 in ACMPn_CTRL register		195	520	$\mu A$
$I_{ACMPREF}$	Current consumption of internal voltage reference	Internal voltage reference off. Using external voltage reference		0		$\mu A$
		Internal voltage reference		5		$\mu A$
$V_{ACMPOFFSET}$	Offset voltage	BIASPROG= 0b1010, FULL-BIAS=0 and HALFBIAS=0 in ACMPn_CTRL register	-12	0	12	mV
$V_{ACMPHYST}$	ACMP hysteresis	Programmable		17		mV
$R_{CSRES}$	Capacitive Sense Internal Resistance	CSRESSEL=0b00 in ACMPn_INPUTSEL		40		kOhm
		CSRESSEL=0b01 in ACMPn_INPUTSEL		70		kOhm
		CSRESSEL=0b10 in ACMPn_INPUTSEL		101		kOhm
		CSRESSEL=0b11 in ACMPn_INPUTSEL		132		kOhm
$t_{ACMPSTART}$	Startup time				10	$\mu s$

The total ACMP current is the sum of the contributions from the ACMP and its internal voltage reference as given in Equation 3.1 (p. 47) .  $I_{ACMPREF}$  is zero if an external voltage reference is used.

### Total ACMP Active Current

$$I_{ACMPTOTAL} = I_{ACMP} + I_{ACMPREF} \quad (3.1)$$




**Table 4.3. GPIO Pinout**

Port	Pin 15	Pin 14	Pin 13	Pin 12	Pin 11	Pin 10	Pin 9	Pin 8	Pin 7	Pin 6	Pin 5	Pin 4	Pin 3	Pin 2	Pin 1	Pin 0
Port A	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	PA0
Port B	-	PB14	PB13	-	PB11	-	-	PB8	PB7	-	-	-	-	-	-	-
Port C	PC15	PC14	-	-	-	-	-	-	-	-	-	-	-	-	PC1	PC0
Port D	-	-	-	-	-	-	-	-	PD7	PD6	-	-	-	-	-	-
Port E	-	-	PE13	PE12	-	-	-	-	-	-	-	-	-	-	-	-
Port F	-	-	-	-	-	-	-	-	-	-	-	-	-	PF2	PF1	PF0


## 4.4 QFN24 Package

**Figure 4.2. QFN24**



**Note:**

1. Dimensioning & tolerancing confirm to ASME Y14.5M-1994.
2. All dimensions are in millimeters. Angles are in degrees.
3. Dimension 'b' applies to metallized terminal and is measured between 0.25 mm and 0.30 mm from the terminal tip. Dimension L1 represents terminal full back from package edge up to 0.1 mm is acceptable.
4. Coplanarity applies to the exposed heat slug as well as the terminal.
5. Radius on terminal is optional

**Figure 5.2. QFN24 PCB Solder Mask****Table 5.2. QFN24 PCB Solder Mask Dimensions (Dimensions in mm)**


Symbol	Dim. (mm)	Symbol	Dim. (mm)
a	0.92	e	5.00
b	0.42	f	3.72
c	0.65	g	3.72
d	5.00	-	-

## 6 Chip Marking, Revision and Errata

### 6.1 Chip Marking

In the illustration below package fields and position are shown.

**Figure 6.1. Example Chip Marking (top view)**



### 6.2 Revision

The revision of a chip can be determined from the "Revision" field in Figure 6.1 (p. 61) .

### 6.3 Errata

Please see the errata document for EFM32HG110 for description and resolution of device erratas. This document is available in Simplicity Studio and online at:

<http://www.silabs.com/support/pages/document-library.aspx?p=MCUs--32-bit>

## 7 Revision History

### 7.1 Revision 1.00

December 4th, 2015

Updated all specs with results of full characterization.

Updated part number to revision B.

### 7.2 Revision 0.91

May 6th, 2015

Updated current consumption table for energy modes.

Updated GPIO max leakage current.

Updated startup time for HFXO and LFXO.

Updated current consumption for HFRCO and LFRCO.

Updated ADC current consumption.

Updated IDAC characteristics tables.

Updated ACMP internal resistance.

Updated VCMP current consumption.

### 7.3 Revision 0.90

March 16th, 2015

#### **Note**

This datasheet revision applies to a product under development. It's characteristics and specifications are subject to change without notice.

Corrected EM2 current consumption condition in Electrical Characteristics section.

Updated GPIO electrical characteristics.

Updated Max  $ESR_{HFXO}$  value for Crystal Frequency of 25 MHz.

Updated LFRCO plots.

Updated HFRCO table and plots.

Updated ADC table and temp sensor plot.

Added DMA current in Digital Peripherals section.

Updated block diagram.

Updated Package dimensions table.

Corrected leadframe type to matte-Sn.

# List of Equations

3.1. Total ACMP Active Current ..... 47

3.2. VCMP Trigger Level as a Function of Level Setting ..... 49