



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	e200z2, e200z4, e200z4
Core Size	32-Bit Tri-Core
Speed	80MHz/160MHz
Connectivity	CANbus, Ethernet, FlexRay, I ² C, LINbus, SPI, UART/USART
Peripherals	DMA, LVD, POR, Zipwire
Number of I/O	-
Program Memory Size	2.5MB (2.5M x 8)
Program Memory Type	FLASH
EEPROM Size	64K x 8
RAM Size	64K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 12b SAR, 16b Sigma-Delta
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	144-TQFP Exposed Pad
Supplier Device Package	144-eTQFP (20x20)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/spc574k72e5c6far

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

		ine teeting t	speemealiene	(001111100)		
Module	Signal	Single/	Functional	Emission test method	BISS	
		Differential	conngulation	150 Ω	inints	
SIPI	RF_TX	Differential	C1-S3	Yes	As per Figure 5	
	RF_RX			Yes	As per Figure 5	
	SysClk Tx	Single		Yes	As per Figure 5	
	SysClk Rx	(10/20 MHz)		Yes	As per Figure 5	
SCI	TXD	Single	C1-S3	Yes	As per Figure 5	
	RXD			Yes	As per Figure 5	
LINFlex	LINTX	Single	C1-S3, C5-S3	Yes	As per Figure 5	
	LINRX			Yes	As per Figure 5	
Oscillator	XTAL	Single	C1-S3	Yes	As per Figure 5	
	EXTAL			Yes	As per Figure 5	
External clock	SYSCLK ⁽⁶⁾	Single	C1-S3	Yes	As per Figure 5	
GPIO	GPIO ⁽⁷⁾	Single	C1-S3, C5-S3	Yes	As per Figure 5	
1.2 V core supply voltage	V _{DD_LV}	N/A	C1-S3	Yes	As per Figure 6	
I/O supply voltage	V _{DD_HV_IO}	N/A	C1-S3	Yes	As per Figure 6	
Power management controller (PMC) supply voltage	V _{DD_HV_PMC}	N/A	C1-S3	Yes	As per Figure 6	

Table 9.	Conducted	emissions	testing	specifications ⁽¹⁾	(Continued)
----------	-----------	-----------	---------	-------------------------------	-------------

1. Reference "BISS Generic IC EMC Test Specification", section 9.3, "Emission test configuration for ICs with CPU".

2. All pins of the microcontroller are defined as 'Local' (according to BISS specification). Therefore, the supply pin on the microcontroller are tested to 'Local' requirements.

3. Limits apply to signal under test in static mode only

4. BISS port limits measured with SCK frequency below 10 MHz

5. BISS port limits: The 25/50 MHz clocks for an Ethernet RMII interface could cause the limits specified in *Figure 5 (BISS port limits)* to be exceeded unless care is taken in the application to ensure high EMC.

6. BISS port limits measured with clock less than 10 MHz and only one clock enabled at a time

7. BISS port limits: GPIO toggling less than 50 kHz and not more than 40 GPIO pins toggling simultaneously

Table 10. RF	⁼ immunity—D	irect Power	Injection	(DPI) test	t specifica	tions ⁽¹⁾

Module	Signal	Monitor pin	Function	BISS signal/power supply limit class
Oscillator	XTAL	EXTCLK	C11	0 dBm
Reset	PORST	GPIO	C10	12 dBm
	ESR0	GPIO	C10	12 dBm
Test controller	TESTMODE	GPIO	C10	12 dBm
VDD core	V _{DD_LV}	Power	C10	12 dBm
VDD I/O	V _{DD_HV_IO}	Power	C10	12 dBm
VDD FlexRay I/O	V _{DD_HV_IO_FLX}	Power	C10	12 dBm



Symbol	mbol C Parameter		Paramotor Conditions	Conditions	Value			Unit
Symbol			Parameter	Conditions	Min	Тур	Max	Onit
$V_{REF_{BG_{LR}}}$	CC	С	Bandgap line regulation	T _J = -40 °C V _{DD_HV_ADV} = 5 V <u>+</u> 10%	—		8000	ppm/ V
		С		T _J = 150 °C V _{DD_HV_ADV = 5 V <u>+</u> 10%}	_	_	4000	

Table 16. DC electrical specifications⁽¹⁾(Continued)

- 1. The ranges in this table are design targets and actual data may vary in the given range.
- 2. Application with maximum consumption, excludes lock step (safety) core, unloaded I/O with LVDS pins active and terminated.
- 3. Application with maximum consumption, excludes lock step (safety) core, unloaded I/O with LVDS pins active and terminated, with active flash program and erase.
- 4. Typical application consumption, unloaded I/O with LVDS pins active and terminated.
- 5. Device in STOP mode running from the internal RCOSC, with the external oscillator and ADCs disabled. Includes regulator consumption for V_{DD_LV} generation. Includes static I/O current with no pins toggling. V_{DD_HV} refers to all 5 V supplies (V_{DD_HV} ADV, V_{DD_HV} IO_MAIN, V_{DD_HV} IO_JTAG, V_{DD_HV} IO_FLEX, and V_{DD_HV} PMC). The I_{DDAR} current can be further reduced by disabling the I/O pad compensation cells via the PDO bits in the ME_<mode>_MC registers in the mode entry module (MC_ME).
- 6. Leakage of $V_{DD_{LV}BD}$ at junction temperature of 150 °C with production device powered estimated at 120 mA
- 7. Aurora and LFAST enabled, further consumption of 70 mA on V_{DD_HV_IO_BD} supply for Aurora transmission line
- I_{SPIKE} value is only valid for the use cases defined for the I_{DDAPP} and I_{DDAPP_LV} specifications and its conditions given in Table 16 (DC electrical specifications).
- Moving window, valid for I_{DDAPP} and its conditions given in *Table 16 (DC electrical specifications)*, with a maximum of 90 mA for the worst case application.
- Condition 1: For power on period from 0 V up to normal operation with reset asserted. Condition 2: From reset asserted until IRCOSC frequency. Condition 3: Increasing frequency from IRCOSC to PLL full frequency. Condition 4: reverse order for power down to 0 V.
- 11. Current variation is considered during boot or during shut-down sequence. Progressive clock switching should be use to guarantee low current variation. This does not include current requested for the loading of the capacitances on the VDD_LV domain. Please refer to Section 3.17.1, Power management integration, Iclamp specification
- 12. I_{DDOFF} is the minimum guaranteed consumption of the device during power-up. It can be used to correctly size power-off ballast in case of current injection during power-off state.Power up/down current transients can be limited by controlling the clock ramp rates with the Progressive Clock Frequency Switching block on the device.
- 13. The temperature coefficient and line regulation specifications are used to calculate the reference voltage drift at an operating point within the specified voltage and temperature operating conditions.

3.9 I/O pad specification

The following table describes the different pad type configurations.

Pad type	Description
Weak configuration	Provides a good compromise between transition time and low electromagnetic emission. Pad impedance is centered around 800 Ω .
Medium configuration	Provides transition fast enough for the serial communication channels with controlled current to reduce electromagnetic emission. Pad impedance is centered around 200 Ω .
Strong configuration	Provides fast transition speed; used for fast interface. Pad impedance is centered around 50 Ω .

Table 17. I/O pad specification descriptions



		•	Durante		Value			
Symbol	1	C	Parameter	Conditions	Min	Тур	Max	Unit
				AUTOMOTIVE				1
V _{IHAUT} ⁽¹⁾	SR	Ρ	Input high level AUTOMOTIVE	4.5 V < V _{DD_HV_IO} < 5.5 V	3.8	_	V _{DD_HV_IO} + 0.3	V
V _{ILAUT} ⁽²⁾	SR	Ρ	Input low level AUTOMOTIVE	4.5 V < V _{DD_HV_IO} < 5.5 V	-0.3		2.1 ⁽³⁾	V
V _{HYSAUT} ⁽⁴⁾	—	С	Input hysteresis AUTOMOTIVE	4.5 V < V _{DD_HV_IO} < 5.5 V	0.4 ⁽⁶⁾	-	-	V
V _{DRFTAUT}	—	С	Input V _{IL} /V _{IH} temperature drift	4.5 V < V _{DD_HV_IO} < 5.5 V	—	_	100 ⁽⁵⁾	mV
				CMOS			1	1
VIHCMOS_H	SR	С	Input high level CMOS	3.0 V < V _{DD_HV_IO} < 3.6 V	0.65 *	_	V _{DD_HV_IO}	V
(0)		Ρ	(with hysteresis)	4.5 V < V _{DD_HV_IO} < 5.5 V	V _{DD_HV_IO}		+ 0.3	
V _{IHCMOS} ⁽⁶⁾	SR	С	Input high level CMOS	3.0 V < V _{DD_HV_IO} < 3.6 V	0.6 *	_	V _{DD_HV_IO}	V
		Ρ	(without hysteresis)	4.5 V < V _{DD_HV_IO} < 5.5 V	V _{DD_HV_IO}		+ 0.3	
V _{ILCMOS_H} ⁽⁶⁾	SR	С	Input low level CMOS	3.0 V < V _{DD_HV_IO} < 3.6 V	-0.3	_	0.35 *	V
		Ρ	(with hysteresis)	4.5 V < V _{DD_HV_IO} < 5.5 V			V _{DD_HV_IO}	
V _{ILCMOS} ⁽⁶⁾	SR	С	Input low level CMOS	3.0 V < V _{DD_HV_IO} < 3.6 V	-0.3	_	0.4 *	V
		Ρ	(without hysteresis)	$4.5 V < V_{DD_{HV_{IO}}} < 5.5 V$			VDD_HV_IO	
V _{HYSCMOS}	-	С	Input hysteresis CMOS	$3.0 \text{ V} < \text{V}_{\text{DD}_{\text{HV}_{\text{IO}}}} < 3.6 \text{ V}$	0.1 *		—	V
				$4.5 \text{ V} < \text{V}_{\text{DD}_{\text{HV}_{\text{IO}}}} < 5.5 \text{ V}^{(7)}$	VDD_HV_IO			
V _{DRFTCMOS}	—	С	Input V _{IL} /V _{IH}	3.0 V < VDD_HV_IO < 3.6 V	—	—	100 ⁽⁵⁾	mV
			CMOS	4.5 V < VDD_HV_IO < 5.5 V				
			INPUT	CHARACTERISTICS ⁽⁸⁾			1	
I _{LKG}	CC	Ρ	Digital input leakage	4.5 V < V _{DD_HV} < 5.5 V 0.1*V _{DD_HV} < V _{IN} < 0.9*V _{DD_HV} TJ < 150 °C	—	_	1	μA
I _{LKG_MED}	CC	С	Digital input leakage for MEDIUM pad	4.5 V < V _{DD_H} V < 5.5 V V _{SS_HV} < V _{IN} < V _{DD_HV}	—		500	nA
C _{IN}	CC	D	Digital input	GPIO input pins	_	_	10	pF
			capacitance	Ethernet input pins	_	_	8	

Tahlo	18 1/0	input DC	oloctrical	characteristics	
lable	10. 1/0	input DC	electrical	characteristics	commueu)

1. A good approximation for the variation of the minimum value with supply is given by formula $V_{IHAUT} = 0.69 \times V_{DD_{-}HV_{-}IO_{-}}$

2. A good approximation for the variation of the maximum value with supply is given by formula $V_{ILAUT} = 0.49 \times V_{DD_HV_IO.}$

Sum of V_{ILAUT} and V_{HYSAUT} is guaranteed to remain above 2.6 V in the 4.5 V < V_{DD_HV_IO} < 5.5 V. Production test done with 2.06 V limit at cold, T_j < 25 °C.

4. A good approximation of the variation of the minimum value with supply is given by formula $V_{HYSAUT} = 0.11 \times V_{DD_HV_IO}$.

5. In a 1 ms period, assuming stable voltage and a temperature variation of ±30 °C, V_{IL}/V_{IH} shift is within ±50 mV. For SENT requirement refer to *Note: on page 46*.



Symbol			Demonstern	O a m diffica m a (1)		Value ⁽²⁾		11
Sympo	DI	C	Parameter	Conditions	Min	Тур	Max	Unit
R _{OH_W}	СС	Ρ	PMOS output impedance weak configuration	$4.5 V < V_{DD_HV_IO} < 5.5 V$ Push pull, I _{OH} < 0.5 mA	—	—	1040	Ω
R _{OL_W}	СС	Ρ	NMOS output impedance weak configuration	$4.5 V < V_{DD_HV_IO} < 5.5 V$ Push pull, I _{OL} < 0.5 mA	_	—	1040	Ω
f _{MAX_W}	CC	Т	Output frequency	$C_{L} = 25 \text{ pF}^{(3)}$	—	_	2	MHz
			weak configuration	C _L = 50 pF ⁽³⁾	_	—	1	
		D		$C_{L} = 200 \text{ pF}^{(3)}$	—	—	0.25	
t _{TR_W}	CC	Т	Transition time output pin weak configuration ⁽⁴⁾	C _L = 25 pF, 4.5 V < V _{DD_HV_IO} < 5.5 V	40	—	120	ns
				C _L = 50 pF, 4.5 V < V _{DD_HV_IO} < 5.5 V	80	—	240	
		D		C _L = 200 pF, 4.5 V < V _{DD_HV_IO} < 5.5 V	320	—	820	
				C_{L} = 25 pF, 3.0 V < V _{DD_HV_IO} < 3.6 V ⁽⁵⁾	50	—	150	
				C_{L} = 50 pF, 3.0 V < V _{DD_HV_IO} < 3.6 V ⁽⁵⁾	100	_	300	
				C_{L} = 200 pF, 3.0 V < V _{DD_HV_IO} < 3.6 V ⁽⁵⁾	350	_	1050	
t _{skew_w}	СС	Т	Difference between rise and fall time	_	_	—	25	%
I _{DCMAX_W}	СС	D	Maximum DC current	—		_	4	mA
T _{PHL/PLH}	СС	D	Propagation delay	C _L = 25 pF, 4.5 V < V _{DD_HV_IO} < 5.9 V	_	_	120	ns
				C _L = 25 pF, 3.0 V < V _{DD_HV_IO} < 3.6 V	_	—	150	
				C _L = 50 pF, 4.5 V < V _{DD_HV_IO} < 5.9 V	_	_	240	
				C_{L} = 50 pF, 3.0 V < V _{DD_HV_IO} < 3.6 V ⁽⁵⁾	_	-	300	

Table 20, WEAK	configuration	output buffer	electrical	characteristics
	configuration	output sunor	cicotiioui	onunuotoristios

All VDD_HV_IO conditions for 4.5V to 5.5V are valid for VSIO[VSIO_xx] = 1, and all specifications for 3.0V to 3.6V are valid for VSIO[VSIO_xx] = 0

2. All values need to be confirmed during device validation.

3. C_L is the sum of external capacitance. Device and package capacitances (C_{IN} , defined in *Table 18*) are to be added to calculate total signal capacitance ($C_{TOT} = C_L + C_{IN}$).

- 4. Transition time maximum value is approximated by the following formula: 0 pF < C_L < 50 pFt_{TR_W}(ns) = 22 ns + $C_L(pF) \times 4.4$ ns/pF 50 pF < C_L < 200 pFt_{TR_W}(ns) = 50 ns + $C_L(pF) \times 3.85$ ns/pF
- 5. Only for $V_{DD_HV_IO_JTAG}$ segment when VSIO[VSIO_IJ] = 0 or $V_{DD_HV_IO_FLEX}$ segment when VSIO[VSIO_IF] = 0.

Table 21 shows the MEDIUM configuration output buffer electrical characteristics.



DocID023601 Rev 6

0t	- 1		Parameter Conditions ⁽¹⁾			Value ⁽²⁾		11
Symbo	DI	C	Parameter	Conditions	Min	Тур	Max	Unit
R _{OH_M}	СС	Ρ	PMOS output impedance MEDIUM configuration	$4.5 \text{ V} < \text{V}_{\text{DD}_{\text{HV}_{\text{IO}}}} < 5.5 \text{ V}$ Push pull, I _{OH} < 2 mA	_	—	270	Ω
R _{OL_M}	CC	Ρ	NMOS output impedance MEDIUM configuration	$4.5 V < V_{DD_HV_IO} < 5.5 V$ Push pull, I _{OL} < 2 mA	_	-	270	Ω
f _{MAX_M}	СС	Т	Output frequency	C _L = 25 pF ⁽³⁾		—	12	MHz
				C _L = 50 pF ⁽⁴⁾		—	6	
		D		$C_{L} = 200 \text{ pF}^{(4)}$		_	1.5	
t _{TR_M}	СС	Т	Transition time output pin MEDIUM configuration ⁽⁴⁾	C _L = 25 pF 4.5 V < V _{DD_HV_IO} < 5.5 V	10	—	30	ns
				C _L = 50 pF 4.5 V < V _{DD_HV_IO} < 5.5 V	20	_	60	
		D		C _L = 200 pF 4.5 V < V _{DD_HV_IO} < 5.5 V	60	-	200	
				C_{L} = 25 pF, 3.0 V < V _{DD_HV_IO} < 3.6 V ⁽⁵⁾	12	_	42	
				$C_{L} = 50 \text{ pF},$ 3.0 V < V _{DD_HV_IO} < 3.6 V ⁽⁵⁾	24	_	86	
				C _L = 200 pF, 3.0 V < V _{DD_HV_IO} < 3.6 V ⁽⁵⁾	70	_	300	
t _{skew_m}	СС	Т	Difference between rise and fall time	_	_	_	25	%
I _{DCMAX_M}	СС	D	Maximum DC current	—		_	4	mA
T _{PHL/PLH}	CC	D	Propagation delay	C _L = 25 pF, 4.5 V < V _{DD_HV_IO} < 5.9 V	_	-	35	ns
				C _L = 25 pF, 3.0 V < V _{DD_HV_IO} < 3.6 V	_	-	42	
				C _L = 50 pF, 4.5 V < V _{DD_HV_IO} < 5.9 V		_	70	
				C _L = 50 pF, 3.0 V < V _{DD_HV_IO} < 3.6 V ⁽⁵⁾	—		85	

Table 21. MEDIUM configuration output buffer electrical characteristics

1. All VDD_HV_IO conditions for 4.5V to 5.5V are valid for VSIO[VSIO_xx] = 1, and all specifications for 3.0V to 3.6V are valid for VSIO[VSIO_xx] = 0

2. All values need to be confirmed during device validation.

3. C_L is the sum of external capacitance. Device and package capacitances (C_{IN} , defined in *Table 18*) are to be added to calculate total signal capacitance ($C_{TOT} = C_L + C_{IN}$).

4. Transition time maximum value is approximated by the following formula:

0 pF < C_L < 50 pFt_{TR_M}(ns) = 5.6 ns + C_L(pF) \times 1.11 ns/pF 50 pF < C_L < 200 pFt_{TR_M}(ns) = 13 ns + C_L(pF) \times 0.96 ns/pF

DocID023601 Rev 6



- S/D ADC is functional in the range 3.0 4.5 V, SNR parameter degrades by 9 dB. Degraded SNR value based on simulation.
- 12. This parameter is guaranteed by bench validation with a small sample of devices across process variations.
- Input impedance is valid over the full input frequency range. Input impedance is calculated in megaohms by the formula 25.6/(Gain * f_{ADCD M}).
- 14. Impedance given at F_{ADCD_M} = 16MHz. Impedance is inversely proportional to frequency: $Z_{DIFF}(F_{ADCD_M}) = 16MHz/F_{ADCD_M}^*Z_{DIFF}$
- Impedance given at F_{ADCD_M} = 16MHz. Impedance is inversely proportional to frequency: Z_{CM}(F_{ADCD_M}) = 16MHz/F_{ADCD_M}*Z_{CM}
- 16. SNR values guaranteed only if external noise on the ADC input pin is attenuated by the required SNR value in the frequency range of f_{ADCD M} f_{ADCD S} to f_{ADCD M} + f_{ADCD S}, where f_{ADCD M} is the input sampling frequency, and f_{ADCD S} is the output sample frequency. A proper external input filter should be used to remove any interfering signals in this frequency range.
- 17. The $\pm 1\%$ passband ripple specification is equivalent to 20 * log₁₀ (0.99) = 0.087 dB.
- 18. Propagation of the information from the pin to the register CDR[CDATA] and flags SFR[DFEF], SFR[DFFF] is given by the different modules that need to be crossed: delta/sigma filters, high pass filter, fifo module, clock domain synchronizers. The time elapsed between data availability at pin and internal S/D module registers is given by the below formula:

REGISTER LATENCY = tLATENCY + 0.5/fADCD_S + 2 (~+1)/fADCD_M + 2(~+1)fPBRIDGEx_CLK

where fADCD_S is the frequency of the sampling clock, fADCD_M is the frequency of the modulator, and fPBRIDGEx_CLK is the frequency of the peripheral bridge clock feeds to the ADC S/D module. The (~+1) symbol refers to the number of clock cycles uncertainty (from 0 to 1 clock cycle) to be added due to resynchronization of the signal during clock domain crossing.

Some further latency may be added by the target module (core, DMA, interrupt) controller to process the data received from the ADC S/D module.

- 19. This capacitance does not include pin capacitance, that can be considered together with external capacitance, before sampling switch.
- 20. Consumption is given after power-up, when steady state is reached. Extra consumption up to 2 mA may be required during internal circuitry set-up.





3.15.1 LFAST interface timing diagrams



Figure 18. LFAST and MSC/DSPI LVDS timing definition



Symbol		6	Doromotor	Conditions		Value		l lmit		
Symbo	Symbol		Falameter	Conditions	Min	Тур	Max	Unit		
t _{SM2NM_} тх	СС	Т	Transmitter startup time (sleep mode to normal mode) ⁽⁷⁾	Not applicable to the MSC/DSPI LVDS pad	—	0.2	0.5	μs		
t _{PD2NM_RX}	СС	Т	Receiver startup time (power down to normal mode) ⁽⁸⁾	_	-	20	40	ns		
t _{PD2SM_RX}	СС	Т	Receiver startup time (power down o sleep mode) ⁽⁹⁾ Not applicable to the MSC/DSPI LVDS pad		—	20	50	ns		
I _{LVDS_BIAS}	CC	С	LVDS bias current consumption	Tx or Rx enabled	_	_	0.95	mA		
	TRANSMISSION LINE CHARACTERISTICS (PCB Track)									
Z ₀	SR	D	Transmission line characteristic impedance	_	47.5	50	52.5	Ω		
Z _{DIFF}	SR	D	Transmission line differential impedance	_	95	100	105	Ω		
			RECEIVER	R				•		
V _{ICOM}	SR	Т	Common mode voltage	_	0.15 (10)	—	1.6 ⁽¹¹⁾	V		
$ \Delta_{VI} $	SR	Т	Differential input voltage ⁽¹²⁾	—	100	_		mV		
R _{IN}	СС	D	Terminating resistance	V _{DD_HV_IO} = 5.0 V ± 10%	80	125	150	Ω		
		D		V _{DD_HV_IO} = 3.3 V ± 10%	80	115	150	Ω		
C _{IN}	CC	D	Differential input capacitance ⁽¹³⁾	—	_	3.5	6.0	pF		
I _{LVDS_RX}	CC	С	Receiver DC current consumption	Enabled	_	_	0.5	mA		

Table 36. LVDS pad startup and receiver electrical characteristics⁽¹⁾⁽²⁾(Continued)

1. The LVDS pad startup and receiver electrical characteristics in this table apply to both the LFAST & High-speed Debug (HSD) LVDS pad, and the MSC/DSPI LVDS pad except where noted in the conditions.

2. All LVDS pad electrical characteristics are valid from -40 °C to 150 °C.

3. All startup times are defined after a 2 peripheral bridge clock delay from writing to the corresponding enable bit in the LVDS control registers (LCR) of the LFAST and High-Speed Debug modules. The value of the LCR bits for the LFAST/HSD modules don't take effect until the corresponding SIUL2 MSCR ODC bits are set to LFAST LVDS mode. Startup times for MSC/DSPI LVDS are defined after 2 peripheral bridge clock delay after selecting MSC/DSPI LVDS in the corresponding SIUL2 MSCR ODC field.

4. Startup times are valid for the maximum external loads CL defined in both the LFAST/HSD and MSC/DSPI transmitter electrical characteristic tables.

5. Bias startup time is defined as the time taken by the current reference block to reach the settling bias current after being enabled.

 Total transmitter startup time from power down to normal mode is t_{STRT_BIAS} + t_{PD2NM_TX} + 2 peripheral bridge clock periods.

7. Total transmitter startup time from sleep mode to normal mode is $t_{SM2NM_TX} + 2$ peripheral bridge clock periods. Bias block remains enabled in sleep mode.

- 8. Total receiver startup time from power down to normal mode is t_{STRT BIAS} + t_{PD2NM RX} + 2 peripheral bridge clock periods.
- Total receiver startup time from power down to sleep mode is t_{PD2SM_RX} + 2 peripheral bridge clock periods. Bias block remains enabled in sleep mode.

10. Absolute min = 0.15 V - (285 mV/2) = 0 V



DocID023601 Rev 6

- Valid for maximum data rate f_{DATA}. Value given is the capacitance on each terminal of the differential pair, as shown in Figure 21.
- 4. Valid for maximum external load C_L.





3.15.3 LFAST PLL electrical characteristics

The following table contains the electrical characteristics for the LFAST PLL.

Symbo	ol	C	C Baramotor Conditions			Unit		
Symbo		5	Falameter	Conditions	Min	Nominal	Max	Unit
f _{RF_REF}	SR	D	PLL reference clock frequency	—	10	_	26	MHz
ERR _{REF}	СС	D	PLL input reference clock frequency error	_ input reference clock frequency1 1				%
DC _{REF}	CC	D	PLL input reference clock duty cycle	—	45	—	55	%

Table 39. LFAST PLL electrical characteristics⁽¹⁾



Symbol		<u> </u>	Paramotor	Conditions ⁽¹⁾	,	Value ⁽²⁾	Unit	
Symbol		C	Falameter	Conditions	Min	Тур	Мах	Unit
C _{DECFLA}	SR	D	Decoupling capacitance for flash supply	V _{DD_HV_FLA} /VSS pair	100	220	_	nF
C _{HV_ADC}	SR	D	V _{DD_HV_ADV} external capacitance ⁽⁵⁾		1	2.2	—	μF

Table 41. Device Power Supply Integration(Continued)

1. V_{DD} = 3.3 V \pm 10% / 5.0 V \pm 10%, T_A = –40 / 125 °C, unless otherwise specified.

2. All values need to be confirmed during device validation.

3. Recommended X7R or X5R ceramic –35 % / +20 % variation across process, temperature, voltage and after aging.

4. At power-up condition before trimming.

5. For noise filtering, add a high frequency bypass capacitance of 0.1 μ F between V_{DD_HV_ADV} and V_{SS_HV_ADV}.

3.17.3 Device voltage monitoring

The LVD/HVDs and their associated levels for the device are given in the following table. The figure below illustrates the workings of voltage monitoring threshold.



Figure 23. Voltage monitor threshold definition



Symbol	Characteristics ⁽¹⁾		Unit			
Symbol	Gilaracteristics. 7	Min	С	Тур	С	Unit
N _{CER256K}	256 KB CODE Flash endurance	1	—	100		kcycles
N _{DER16K}	16 KB EEPROM Flash endurance	250	—	—	—	kcycles
t _{DR1k}	Minimum data retention Blocks with 0 - 1,000 P/E cycles	20	_	—	—	Years
t _{DR10k}	Minimum data retention Blocks with 1,001 - 10,000 P/E cycles	20	_	—	-	Years
t _{DR250k}	Minimum data retention Blocks with 10,001 - 250,000 P/E cycles	10	_	—	—	Years

Table 46. Flash memory L	ife Specification(Continued)
--------------------------	------------------------------

1. Program and erase cycles supported across specified temperature specs.

3.18.1 Flash read wait state and address pipeline control settings

Table 47 describes the recommended RWSC settings at various operating frequencies based on specified intrinsic flash access times of the Flash array at 150 °C.

Platform Frequency	Minimum RWSC settings
0 – 25 MHz	0
25 – 50 MHz	1
50 – 80 MHz	2
80 – 110 MHz	3
110 – 140 MHz	4
140 – 160 MHz	5

Table 47. Flash memory RWSC configuration







- 4. N is the number of clock cycles added to time between PCS assertion and SCK assertion and is software programmable using DSPI_CTARx[PSSCK] and DSPI_CTARx[CSSCK]. The minimum value is 2 cycles unless TSB mode or Continuous SCK clock mode is selected, in which case, N is automatically set to 0 clock cycles (PCS and SCK are driven by the same edge of DSPI_CLKn).
- 5. t_{SYS} is the period of DSPI_CLKn clock, the input clock to the DSPI module. Maximum frequency is 100 MHz (min t_{SYS} = 10 ns).
- 6. M is the number of clock cycles added to time between SCK negation and PCS negation and is software programmable using DSPI_CTARx[PASC] and DSPI_CTARx[ASC]. The minimum value is 2 cycles unless TSB mode or Continuous SCK clock mode is selected, in which case, M is automatically set to 0 clock cycles (PCS and SCK are driven by the same edge of DSPI_CLKn).
- 7. t_{SDC} is only valid for even divide ratios. For odd divide ratios the fundamental duty cycle is not 50:50. For these odd divide ratios cases, the absolute spec number is applied as jitter/uncertainty to the nominal high time and low time.
- 8. PCSx and PCSS using same pad configuration.
- 9. Input timing assumes an input slew rate of 1 ns (10% 90%) and uses TTL / Automotive voltage thresholds.
- 10. SOUT Data Valid and Data hold are independent of load capacitance if SCK and SOUT load capacitances are the same value.









Figure 34. DSPI CMOS master mode – modified timing, CPHA = 0











3.19.4 FlexRay timing

This section provides the FlexRay Interface timing characteristics for the input and output signals.

These are recommended numbers as per the FlexRay EPL v3.0 specification, and subject to change per the final timing analysis of the device.

3.19.4.1 TxEN



Table 62. TxEN output characteristics⁽¹⁾

Symbol		C	Charactoristic	Va	ue	Unit
Gymbol		•	Cildiacteristic		Max	onin
dCCTxEN _{RISE25}	СС	D	Rise time of TxEN signal at CC	—	9	ns
dCCTxEN _{FALL25}	CC	D	Fall time of TxEN signal at CC	—	9	ns



3.19.4.2 TxD



Figure 47. TxD signal

Table 63. TxD output characteristics⁽¹⁾⁽²⁾

Symbol		C	Charactoristic	Val	Unit	
Symbol		C			Max	Unit
dCCTxAsym	СС	D	Asymmetry of sending CC at 25 pF load (= $dCCTxD_{50\%} - 100 \text{ ns}$)	-2.45	2.45	ns
dCCTxD _{RISE25} +dCCTxD _{FALL25} CC		D	Sum of Rise and Fall time of TxD signal at the (3)	-	9 ⁽⁵⁾	ns
		D	output pin ^{(3),(*)}	_	9 ⁽⁶⁾	
dCCTxD ₀₁	СС	D	Sum of delay between Clk to Q of the last FF and the final output buffer, rising edge	_	25	ns
dCCTxD ₁₀	СС	D	Sum of delay between Clk to Q of the last FF and the final output buffer, falling edge	-	25	ns

1. TxD pin load maximum 25 pF.

2. Specifications valid according to FlexRay EPL 3.0.1 standard with 20%–80% levels and a 10pF load at the end of a 50 Ohm, 1 ns stripline. Please refer to the Very Strong I/O pad specifications.

3. Pad configured as VERY STRONG.

Sum of transition time simulation is performed according to Electrical Physical Layer Specification 3.0.1 and the entire temperature range of the device has been taken into account.
 V_{DD_HV_IO} = 5.0 V ± 10%, Transmission line Z = 50 ohms, t_{delay} = 1 ns, C_L = 10 pF
 V_{DD_HV_IO} = 3.3 V ± 10%, Transmission line Z = 50 ohms, t_{delay} = 0.6 ns, C_L = 10 pF





3.19.4.3 RxD

Sumhal		^	C Characteristic		Value		
Symbol			Characteristic	Min	Max	Unit	
C_CCRxD	СС	D	Input capacitance on RxD pin	—	7	pF	
uCCLogic_1	СС	D	Threshold for detecting logic high	35	70	%	
uCCLogic_0	СС	D	Threshold for detecting logic low	30	65	%	
dCCRxD ₀₁	CC	D	Sum of delay from actual input to the D input of the first FF, rising edge	_	10	ns	
dCCRxD ₁₀	CC	D	Sum of delay from actual input to the D input of the first FF, falling edge	_	10	ns	
dCCRxAsymAccept15	CC	D	Acceptance of asymmetry at receiving CC with 15 pF load	-31.5	44	ns	
dCCRxAsymAccept25	CC	D	Acceptance of asymmetry at receiving CC with 25 pF load	-30.5	43	ns	

Table 64. RxD input characteristics⁽¹⁾

1. FlexRay RxD timing is valid for CMOS input levels, hysteresis disabled, and 4.5 V \leq V_{DD_HV_IO} \leq 5.5 V.

3.19.5 PSI5 timing

The following table describes the PSI5 timing.



Symbol		c	Barometor	Conditions	Va	lue	Unit
Symbol			Farameter	Conditions	Min	Max	Unit
$R_{ extsf{ heta}JA}$	CC	D	Junction-to-ambient, natural convection ⁽²⁾	Four layer board—2s2p	25	28	°C/W
R _{θJMA}	СС	D	Junction-to-moving-air, ambient ⁽²⁾	At 200 ft./min., four layer board—2s2p	18	22	°C/W
$R_{ extsf{ heta}JB}$	СС	D	Junction-to-board ⁽³⁾	—	12	16	°C/W
R _{0JCtop}	СС	D	Junction-to-case top ⁽⁴⁾	—	12	15	°C/W
$R_{\theta JCbottom}$	СС	D	Junction-to-case bottom ⁽⁵⁾	—	1.5	3.5	°C/W
Ψ_{JT}	СС	D	Junction-to-package top ⁽⁶⁾	Natural convection	3	4.5	°C/W
Pd	СС	D	Device power dissipation	Maximum power and voltage condition	_	2	W

Table 72. Thermal characteristics for eLQFP176⁽¹⁾

 The lower number in the ranges specified in the 'Value' column are based on simulation; actual data may vary in the given range. The specified characteristics are subject to change per final device design and characterization. Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.

- 2. Per JEDEC JESD51-6 with the board (JESD51-7) horizontal.
- 3. Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
- 4. Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).
- 5. Thermal resistance between the die and the solder pad on the bottom of the package based on simulation without any interface resistance.
- 6. Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2.

4.5.1 General notes for specifications at maximum junction temperature

An estimation of the chip junction temperature, T_J, can be obtained from the equation:

Equation 3 $T_J = T_A + (R_{\theta JA} * P_D)$

where:

 T_A = ambient temperature for the package (°C)

 $R_{\theta JA}$ = junction-to-ambient thermal resistance (°C/W)

 P_D = power dissipation in the package (W)

The thermal resistance values used are based on the JEDEC JESD51 series of standards to provide consistent values for estimations and comparisons. The difference between the values determined for the single-layer (1s) board compared to a four-layer board that has two signal layers, a power and a ground plane (2s2p), demonstrate that the effective thermal resistance is not a constant. The thermal resistance depends on the:

- Construction of the application board (number of planes)
- Effective size of the board which cools the component
- Quality of the thermal and electrical connections to the planes
- Power dissipated by adjacent components



Revision	Date	Description of changes
3 (conťd)	31 Jan 2014	<i>Figure 41 (DSPI Slave Mode - Modified transfer format timing (MFTE = 0/1)—CPHA = 1):</i> Changed figure title "(DSPI Slave Mode - Modified transfer format timing (MFTE = 1) — CPHA = 1)" to "(DSPI Slave Mode - Modified transfer format timing (MFTE = 0/1) — CPHA = 1)
		<i>Figure 59 (144 LQFP-EP package mechanical drawing (1 of 3)), Figure 60 (144 LQFP-EP package mechanical drawing (2 of 3)), Figure 61 (144 LQFP-EP package mechanical drawing (3 of 3)):</i> Updated the figures.
		<i>Figure 69 (172-pin FusionQuad</i> [®] <i>TQFP (1 of 4)), Figure 70 (172-pin FusionQuad</i> [®] <i>TQFP (2 of 4))</i> : Updated the figures. Added 2 new figures: <i>Figure 71 (172-pin FusionQuad</i> [®] <i>TQFP (3 of 4)), Figure 72 (172-pin FusionQuad</i> [®] <i>TQFP (4 of 4)).</i>
		In <cross refs="">Equation 7 description, T_T updated to Ψ_{PB} as mentioned in the equation.</cross>
		 Table 59 (RMII serial management channel timing): Added note "RMII timing is valid only up to a maximum of 150 °C junction temperature" and applied K2 tag Added note "Output parameters are valid for CL = 25 pF, where CL is the external load to the device. The internal package capacitance is accounted for, and does not need to be subtracted from the 25 pF value" to the value column and applied K2 tag
		<i>Table 60 (RMII receive signal timing)</i> : Added note "RMII timing is valid only up to a maximum of 150 ^o C junction temperature"
		 Table 61 (RMII transmit signal timing): R6 (REF_CLK to TXD[1:0], TX_EN valid) Max Value changed to 16 ns. Added footnote: Output parameters are valid for Added note "RMII timing is valid only up to a maximum of 150 °C junction temperature" Updated table footnotes
		<i>Table 64 (RxD input characteristics)</i> : Added footnote 1 "FlexRay RxD timing is valid for all input levels and hysteresis disabled."
		Table 71 (Thermal characteristics for eTQFP144):– All table Min and Max values revised.
		Table 84 (Thermal characteristics for FQ172(144/28) FusionQuad [®] package):– All table Min and Max values revised.
		Table 72 (Thermal characteristics for eLQFP176):– All table Min and Max values revised.
		Table 86 (Thermal characteristics for FQ216(176/40) FusionQuad [®] package):– All table Min and Max values revised.
		Section 4, Package characteristics: Added Table 70 (Package case numbers)

Table 74. Revision history(Continued)



Revision	Date	Description of changes
4 (cont'd)	19 Dec 2014	 Figure 9 (I/O output DC electrical characteristics definition): Updated the figure. t_{PD10-90} (rising edge) replaced by t_{PLH} (rising edge) and t_{PD10-90} (falling edge) replaced by t_{PHL} (falling edge). Added 50% dotted line.
		<i>Table 20 (WEAK configuration output buffer electrical characteristics)</i> : – Replaced the minimum value of R _{OH_W} with "520" from "560".
		Table 22 (STRONG configuration output buffer electrical characteristics):– Added t _{SKEW_S} parameter.
		Table 23 (VERY STRONG configuration output buffer electrical characteristics):– Added IDCMAX_VS specification.
		<i>Table 25 (Reset electrical characteristics)</i> : – For V _{HYS} , replaced minimum value "300" with "275". – For W _{FNMI} , replaced maximum value "20" with "15".
		<i>Table 26 (PLL0 electrical characteristics</i>): – In f _{PLL0IN} added a second note to parameter column.
		Table 27 (PLL1 electrical characteristics): – Removed t _{PLL1JIT.} – Updated all the minimum and maximum values of g _{m.} – Removed note 6 from below the table.
		Table 28 (External Oscillator electrical specifications):– In g _m , changed the minimum and maximum frequencies.
		Table 30 (Internal RC oscillator electrical specifications): – Moved the footnote from δf _{var_T to} δf _{var_SW} . – Updated the description of δf _{var_SW} . – Removed I _{AVDD5} . – Removed I _{DVDD12} .
		 Table 26 (SARn ADC electrical specification): Added ΔTUE10. For V_{ALTREF} replaced "P" with "C" and added another row for "P". For I_{ADV_S}, reorganised the notes and added a note to "Power Down mode". Changed the minimum and maximum value of DNL. Removed INL. Revised condition entries for t_{ADCPRECH} and ΔV_{PRECH}.
		 Table 34 (SDn ADC electrical specification): Updated SNRsE150. In V_{cmrr} specification: changed min value to 54 dB (was 20 dB). Replaced "V_{cmrr}" with "CMRR". δ_{GROUP} specification: changed OSR = 75 max value to 699 Tclk (was 646), changed OSR = 96 max value to 949.5 Tclk (was 946.4). V_{OFFSET}: Changed parameter name to "Input Referred Offset Error" (was "Conversion Offset") and added footnote ("Conversion offset error must be").

Table 74. Revision history(Continued)

