



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product StatusActiveCore ProcessorARM Cortex@-M04Core Size32-Bit Single-CoreSpeed32-MizConnectivityPic IrDA, LINbus, SPI, UART/USART, USBPripheralsBrown-out Detect/Reset, DMA, I*S, LCD, POR, PWM, WDTNumber of I/O40Program Memory Size192KB (192K x 8)Program Memory TypeFLASHEERPOM Size0K x 8Nutber of Size0K x 8Voltage - Supply (Vcc/Vdd)1.8V ~ 3.04Disclator TypeJerranlOperating Temperature40° ~ 85° (TA)Operating Temperature9.04 Cos % CIA)Munting Type9.04 Cos % CIA)Prokage / Case9.04 Cos % CIA)Prokage / Ca		
Core Size32-Bit Single-CoreSpeed32MHzConnectivityI*C, IrDA, LINbus, SPI, UART/USART, USBPeripheralsBrown-out Detect/Reset, DMA, I*S, LCD, POR, PWM, WDTNumber of I/O40Program Memory Size192KB (192K x 8)Program Memory TypeFLASHEEPROM Size0K x 8Voltage - Supply (Vcc/Vdd)1.8V ~ 3.6VData ConvertersA/D 13x12b; D/A 2x12bOscillator TypeInternalOperating Temperature-40°C ~ 85°C (TA)Mounting TypeSurface MountPackage / Case49-ULCSP (3.29x3.26)	Product Status	Active
Speed32MHzConnectivityPC, IrDA, LINbus, SPI, UART/USART, USBPeripheralsBrown-out Detect/Reset, DMA, I²S, LCD, POR, PWM, WDTNumber of I/O40Program Memory Size192KB (192K x 8)Program Memory TypeFLASHEEPROM Size6K x 8RAM Size20K x 8Voltage - Supply (Vcc/Vdd)1.8V ~ 3.6VData ConvertersA/D 13x12b; D/A 2x12bOscillator TypeInternalOperating Temperature-40°C ~ 85°C (TA)Mounting TypeSurface MountPackage / Case49-UFBGA, WLCSPSuppler Device Package49-WLCSP (3.29x3.26)	Core Processor	ARM® Cortex®-M0+
ConnectivityIPC, IrDA, LINbus, SPI, UART/USART, USBPeripheralsBrown-out Detect/Reset, DMA, IPS, LCD, POR, PWM, WDTNumber of I/O40Program Memory Size192KB (192K x 8)Program Memory TypeFLASHEEPROM Size6K x 8RAM Size20K x 8Voltage - Supply (Vcc/Vdd)1.8V ~ 3.6VData ConvertersA/D 13x12b; D/A 2x12bOscillator TypeInternalOperating Temperature-40°C ~ 85°C (TA)Mounting TypeSurface MountPackage / Case49-UFBGA, WLCSPSupplier Device Package49-WLCSP (3.29x3.26)	Core Size	32-Bit Single-Core
PeripheralsBrown-out Detect/Reset, DMA, I²S, LCD, POR, PWM, WDTNumber of I/O40Program Memory Size192KB (192K x 8)Program Memory TypeFLASHEEPROM Size6K x 8RAM Size20K x 8Voltage - Supply (Vcc/Vdd)1.8V ~ 3.6VData ConvertersA/D 13x12b; D/A 2x12bOscillator TypeInternalOperating Temperature-40°C ~ 85°C (TA)Mounting TypeSurface MountPackage / Case49-UFBGA, WLCSPSupplier Device Package49-WLCSP (3.29x3.26)	Speed	32MHz
Number of I/O40Program Memory Size192KB (192K x 8)Program Memory TypeFLASHEEPROM Size6K x 8RAM Size20K x 8Voltage - Supply (Vcc/Vdd)1.8V ~ 3.6VData ConvertersA/D 13x12b; D/A 2x12bOscillator TypeInternalOperating Temperature-40°C ~ 85°C (TA)Mounting TypeSurface MountPackage / Case49-UFBGA, WLCSPSupplier Device Package49-WLCSP (3.29x3.26)	Connectivity	I²C, IrDA, LINbus, SPI, UART/USART, USB
Program Memory Size192KB (192K x 8)Program Memory TypeFLASHEEPROM Size6K x 8RAM Size20K x 8Voltage - Supply (Vcc/Vdd)1.8V ~ 3.6VData ConvertersA/D 13x12b; D/A 2x12bOscillator TypeInternalOperating Temperature-40°C ~ 85°C (TA)Mounting TypeSurface MountPackage / Case49-UFBGA, WLCSPSupplier Device Package49-WLCSP (3.29x3.26)	Peripherals	Brown-out Detect/Reset, DMA, I <sup>2</sup> S, LCD, POR, PWM, WDT
Program Memory TypeFLASHEEPROM Size6K x 8RAM Size20K x 8Voltage - Supply (Vcc/Vdd)1.8V ~ 3.6VData ConvertersA/D 13x12b; D/A 2x12bOscillator TypeInternalOperating Temperature-40°C ~ 85°C (TA)Mounting TypeSurface MountPackage / Case49-UFBGA, WLCSPSupplier Device Package49-WLCSP (3.29x3.26)	Number of I/O	40
EEPROM Size6K × 8RAM Size20K × 8Voltage - Supply (Vcc/Vdd)1.8V ~ 3.6VData ConvertersA/D 13x12b; D/A 2x12bOscillator TypeInternalOperating Temperature-40°C ~ 85°C (TA)Mounting TypeSurface MountPackage / Case49-UFBGA, WLCSPSupplier Device Package49-WLCSP (3.29x3.26)	Program Memory Size	192KB (192K x 8)
RAM Size20K x 8Voltage - Supply (Vcc/Vdd)1.8V ~ 3.6VData ConvertersA/D 13x12b; D/A 2x12bOscillator TypeInternalOperating Temperature-40°C ~ 85°C (TA)Mounting TypeSurface MountPackage / Case49-UFBGA, WLCSPSupplier Device Package49-WLCSP (3.29x3.26)	Program Memory Type	FLASH
Voltage - Supply (Vcc/Vdd)1.8V ~ 3.6VData ConvertersA/D 13x12b; D/A 2x12bOscillator TypeInternalOperating Temperature-40°C ~ 85°C (TA)Mounting TypeSurface MountPackage / Case49-UFBGA, WLCSPSupplier Device Package49-WLCSP (3.29x3.26)	EEPROM Size	6K x 8
Data ConvertersA/D 13x12b; D/A 2x12bOscillator TypeInternalOperating Temperature-40°C ~ 85°C (TA)Mounting TypeSurface MountPackage / Case49-UFBGA, WLCSPSupplier Device Package49-WLCSP (3.29x3.26)	RAM Size	20K x 8
Oscillator TypeInternalOperating Temperature-40°C ~ 85°C (TA)Mounting TypeSurface MountPackage / Case49-UFBGA, WLCSPSupplier Device Package49-WLCSP (3.29x3.26)	Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Operating Temperature-40°C ~ 85°C (TA)Mounting TypeSurface MountPackage / Case49-UFBGA, WLCSPSupplier Device Package49-WLCSP (3.29x3.26)	Data Converters	A/D 13x12b; D/A 2x12b
Mounting TypeSurface MountPackage / Case49-UFBGA, WLCSPSupplier Device Package49-WLCSP (3.29x3.26)	Oscillator Type	Internal
Package / Case     49-UFBGA, WLCSP       Supplier Device Package     49-WLCSP (3.29x3.26)	Operating Temperature	-40°C ~ 85°C (TA)
Supplier Device Package49-WLCSP (3.29x3.26)	Mounting Type	Surface Mount
	Package / Case	49-UFBGA, WLCSP
Purchase URL https://www.e-xfl.com/product-detail/stmicroelectronics/stm32l082czy6tr	Supplier Device Package	49-WLCSP (3.29x3.26)
	Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm32l082czy6tr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# List of figures

Figure 1.	STM32L082xx block diagram	12
Figure 2.	Clock tree	
Figure 3.	STM32L082xx WLCSP49 ballout	37
Figure 4.	STM32L082xx LQFP32 pinout	
Figure 5.	STM32L082xx UFQFPN32 pinout	38
Figure 6.	Memory map	
Figure 7.	Pin loading conditions.	
Figure 8.	Pin input voltage	
Figure 9.	Power supply scheme	
Figure 10.	Current consumption measurement scheme	
Figure 11.	IDD vs VDD, at TA= 25/55/85/105 °C, Run mode, code running from	
	Flash memory, Range 2, HSE, 1WS	
Figure 12.	IDD vs VDD, at TA= 25/55/85/105 °C, Run mode, code running from	
1.94.0 12.	Flash memory, Range 2, HSI16, 1WS	59
Figure 13.	IDD vs VDD, at TA= 25 °C, Low-power run mode, code running	
rigare re.	from RAM, Range 3, MSI (Range 0) at 64 KHz, 0 WS	63
Figure 14.	IDD vs VDD, at TA= $25/55/85/105/125$ °C, Stop mode with RTC enabled	
rigure 14.	and running on LSE Low drive	64
Figure 15.	IDD vs VDD, at TA= 25/55/85/105/125 °C, Stop mode with RTC disabled,	
rigule 15.	all clocks off	65
Figure 16.	High-speed external clock source AC timing diagram	
Figure 17.		
	Low-speed external clock source AC timing diagram	
Figure 18.	HSE oscillator circuit diagram	
Figure 19.	Typical application with a 32.768 kHz crystal	
Figure 20.	HSI16 minimum and maximum value versus temperature	
Figure 21.	VIH/VIL versus VDD (CMOS I/Os)	
Figure 22.	VIH/VIL versus VDD (TTL I/Os)	
Figure 23.	I/O AC characteristics definition	
Figure 24.	Recommended NRST pin protection	
Figure 25.	ADC accuracy characteristics	
Figure 26.	Typical connection diagram using the ADC	
Figure 27.	Power supply and reference decoupling (V <sub>REF+</sub> not connected to V <sub>DDA</sub> )	
Figure 28.	Power supply and reference decoupling (V <sub>REF+</sub> connected to V <sub>DDA</sub> )	
Figure 29.	12-bit buffered/non-buffered DAC.	
Figure 30.	SPI timing diagram - slave mode and CPHA = 0	
Figure 31.	SPI timing diagram - slave mode and CPHA = 1 <sup>(1)</sup>	
Figure 32.	SPI timing diagram - master mode <sup>(1)</sup>	104
Figure 33.	USB timings: definition of data signal rise and fall time	106
Figure 34.	WLCSP49 - 49-pin, 3.294 x 3.258 mm, 0.4 mm pitch wafer level chip scale	
	package outline	108
Figure 35.	WLCSP49 - 49-pin, 3.294 x 3.258 mm, 0.4 mm pitch wafer level chip scale	
	recommended footprint	109
Figure 36.	LQFP32 - 32-pin, 7 x 7 mm low-profile quad flat package outline	111
Figure 37.	LQFP32 - 32-pin, 7 x 7 mm low-profile quad flat recommended footprint	
Figure 38.	UFQFPN32 - 32-pin, 5x5 mm, 0.5 mm pitch ultra thin fine pitch quad flat	
÷	package outline.	113
Figure 39.	UFQFPN32 - 32-pin, 5x5 mm, 0.5 mm pitch ultra thin fine pitch quad flat	
-	recommended footprint	114



## 3.10 Direct memory access (DMA)

The flexible 7-channel, general-purpose DMA is able to manage memory-to-memory, peripheral-to-memory and memory-to-peripheral transfers. The DMA controller supports circular buffer management, avoiding the generation of interrupts when the controller reaches the end of the buffer.

Each channel is connected to dedicated hardware DMA requests, with software trigger support for each channel. Configuration is done by software and transfer sizes between source and destination are independent.

The DMA can be used with the main peripherals: AES, SPI, I<sup>2</sup>C, USART, LPUART, general-purpose timers, DAC, and ADC.

# 3.11 Analog-to-digital converter (ADC)

A native 12-bit, extended to 16-bit through hardware oversampling, analog-to-digital converter is embedded into STM32L082xx device. It has up to 13 external channels and 3 internal channels (temperature sensor, voltage reference). Three channels, PA0, PA4 and PA5, are fast channels, while the others are standard channels.

The ADC performs conversions in single-shot or scan mode. In scan mode, automatic conversion is performed on a selected group of analog inputs.

The ADC frequency is independent from the CPU frequency, allowing maximum sampling rate of 1.14 MSPS even with a low CPU speed. The ADC consumption is low at all frequencies (~25  $\mu$ A at 10 kSPS, ~240  $\mu$ A at 1MSPS). An auto-shutdown function guarantees that the ADC is powered off except during the active conversion phase.

The ADC can be served by the DMA controller. It can operate from a supply voltage down to 1.65 V.

The ADC features a hardware oversampler up to 256 samples, this improves the resolution to 16 bits (see AN2668).

An analog watchdog feature allows very precise monitoring of the converted voltage of one, some or all scanned channels. An interrupt is generated when the converted voltage is outside the programmed thresholds.

The events generated by the general-purpose timers (TIMx) can be internally connected to the ADC start triggers, to allow the application to synchronize A/D conversions and timers.

## 3.12 Temperature sensor

The temperature sensor (T<sub>SENSE</sub>) generates a voltage V<sub>SENSE</sub> that varies linearly with temperature.

The temperature sensor is internally connected to the ADC\_IN18 input channel which is used to convert the sensor output voltage into a digital value.

The sensor provides good linearity but it has to be calibrated to obtain good overall accuracy of the temperature measurement. As the offset of the temperature sensor varies from chip to chip due to process variation, the uncalibrated internal temperature sensor is suitable for applications that detect temperature changes only.



DocID027099 Rev 4

# 3.17 Timers and watchdogs

The ultra-low-power STM32L082xx devices include three general-purpose timers, one low-power timer (LPTIM), one basic timer, two watchdog timers and the SysTick timer.

*Table 9* compares the features of the general-purpose and basic timers.

Timer	Counter resolution	Counter type	Prescaler factor	DMA request generation	Capture/compare channels	Complementary outputs		
TIM2, TIM3	16-bit	Up, down, up/down	Any integer between 1 and 65536	Yes	4	No		
TIM21, TIM22	16-bit	Up, down, up/down	Any integer between 1 and 65536	No	2	No		
TIM6, TIM7	16-bit	Up	Any integer between 1 and 65536	Yes	0	No		

Table 9. Timer feature comparison
-----------------------------------

### 3.17.1 General-purpose timers (TIM2, TIM3, TIM21 and TIM22)

There are four synchronizable general-purpose timers embedded in the STM32L082xx device (see *Table 9* for differences).

### TIM2, TIM3

TIM2 and TIM3 are based on 16-bit auto-reload up/down counter. It includes a 16-bit prescaler. It features four independent channels each for input capture/output compare, PWM or one-pulse mode output.

The TIM2/TIM3 general-purpose timers can work together or with the TIM21 and TIM22 general-purpose timers via the Timer Link feature for synchronization or event chaining. Their counter can be frozen in debug mode. Any of the general-purpose timers can be used to generate PWM outputs.

TIM2/TIM3 have independent DMA request generation.

These timers are capable of handling quadrature (incremental) encoder signals and the digital outputs from 1 to 3 hall-effect sensors.

### TIM21 and TIM22

TIM21 and TIM22 are based on a 16-bit auto-reload up/down counter. They include a 16-bit prescaler. They have two independent channels for input capture/output compare, PWM or one-pulse mode output. They can work together and be synchronized with the TIM2/TIM3, full-featured general-purpose timers.

They can also be used as simple time bases and be clocked by the LSE clock source (32.768 kHz) to provide time bases independent from the main CPU clock.



# 3.18 Communication interfaces

## 3.18.1 I<sup>2</sup>C bus

Up to three I<sup>2</sup>C interfaces (I2C1, I2C2 and I2C3) can operate in multimaster or slave modes.

Each I<sup>2</sup>C interface can support Standard mode (Sm, up to 100 kbit/s), Fast mode (Fm, up to 400 kbit/s) and Fast Mode Plus (Fm+, up to 1 Mbit/s) with 20 mA output drive on some I/Os.

7-bit and 10-bit addressing modes, multiple 7-bit slave addresses (2 addresses, 1 with configurable mask) are also supported as well as programmable analog and digital noise filters.

	Analog filter	Digital filter
Pulse width of suppressed spikes	≥ 50 ns	Programmable length from 1 to 15 I2C peripheral clocks
Benefits	Available in Stop mode	<ol> <li>Extra filtering capability vs. standard requirements.</li> <li>Stable length</li> </ol>
Drawbacks	Variations depending on temperature, voltage, process	Wakeup from Stop on address match is not available when digital filter is enabled.

#### Table 10. Comparison of I2C analog and digital filters

In addition, I2C1 and I2C3 provide hardware support for SMBus 2.0 and PMBus 1.1: ARP capability, Host notify protocol, hardware CRC (PEC) generation/verification, timeouts verifications and ALERT protocol management. I2C1/I2C3 also have a clock domain independent from the CPU clock, allowing the I2C1/I2C3 to wake up the MCU from Stop mode on address match.

Each I2C interface can be served by the DMA controller.

Refer to Table 11 for an overview of I2C interface features.

Table 11. STM32L082xx	c I <sup>2</sup> C implementation
-----------------------	-----------------------------------

I2C features <sup>(1)</sup>	I2C1	I2C2	I2C3
7-bit addressing mode	Х	Х	Х
10-bit addressing mode	Х	Х	Х
Standard mode (up to 100 kbit/s)	Х	Х	Х
Fast mode (up to 400 kbit/s)	Х	Х	Х
Fast Mode Plus with 20 mA output drive I/Os (up to 1 Mbit/s)	х	X <sup>(2)</sup>	х
Independent clock	Х	-	Х
SMBus	Х	-	Х
Wakeup from STOP	Х	-	Х

1. X = supported.

2. See Table 15: STM32L072xxx pin definition on page 39 for the list of I/Os that feature Fast Mode Plus capability



### 3.18.2 Universal synchronous/asynchronous receiver transmitter (USART)

The four USART interfaces (USART1, USART2, USART4 and USART5) are able to communicate at speeds of up to 4 Mbit/s.

They provide hardware management of the CTS, RTS and RS485 driver enable (DE) signals, multiprocessor communication mode, master synchronous communication and single-wire half-duplex communication mode. USART1 and USART2 also support SmartCard communication (ISO 7816), IrDA SIR ENDEC, LIN Master/Slave capability, auto baud rate feature and has a clock domain independent from the CPU clock, allowing to wake up the MCU from Stop mode using baudrates up to 42 Kbaud.

All USART interfaces can be served by the DMA controller.

Table 12 for the supported modes and features of USART interfaces.

USART modes/features <sup>(1)</sup>	USART1 and USART2	USART4 and USART5
Hardware flow control for modem	Х	Х
Continuous communication using DMA	Х	Х
Multiprocessor communication	Х	Х
Synchronous mode <sup>(2)</sup>	Х	Х
Smartcard mode	Х	-
Single-wire half-duplex communication	Х	Х
IrDA SIR ENDEC block	Х	-
LIN mode	Х	-
Dual clock domain and wakeup from Stop mode	Х	-
Receiver timeout interrupt	Х	-
Modbus communication	Х	-
Auto baud rate detection (4 modes)	Х	-
Driver Enable	Х	Х

Table 12. USART implementation

1. X = supported.

2. This mode allows using the USART as an SPI master.

### 3.18.3 Low-power universal asynchronous receiver transmitter (LPUART)

The devices embed one Low-power UART. The LPUART supports asynchronous serial communication with minimum power consumption. It supports half duplex single wire communication and modem operations (CTS/RTS). It allows multiprocessor communication.

The LPUART has a clock domain independent from the CPU clock. It can wake up the system from Stop mode using baudrates up to 46 Kbaud. The Wakeup events from Stop mode are programmable and can be:

- Start bit detection
- Or any received data frame
- Or a specific programmed data frame



# 3.19 Clock recovery system (CRS)

The STM32L082xx embeds a special block which allows automatic trimming of the internal 48 MHz oscillator to guarantee its optimal accuracy over the whole device operational range. This automatic trimming is based on the external synchronization signal, which could be either derived from USB SOF signalization, from LSE oscillator, from an external signal on CRS\_SYNC pin or generated by user software. For faster lock-in during startup it is also possible to combine automatic trimming with manual trimming action.


# 3.20 Cyclic redundancy check (CRC) calculation unit

The CRC (cyclic redundancy check) calculation unit is used to get a CRC code using a configurable generator polynomial value and size.

Among other applications, CRC-based techniques are used to verify data transmission or storage integrity. In the scope of the EN/IEC 60335-1 standard, they offer a means of verifying the Flash memory integrity. The CRC calculation unit helps compute a signature of the software during runtime, to be compared with a reference signature generated at linktime and stored at a given memory location.

# 3.21 Serial wire debug port (SW-DP)

An ARM SW-DP interface is provided to allow a serial wire debugging tool to be connected to the MCU.





- 2.  $V_{DD\_USB}$  must respect the following conditions:
- When V\_{DD} is powered on (V\_{DD} < V\_{DD\\_min}), V\_{DD\\_USB} should be always lower than V\_{DD}.
- When V\_{DD} is powered down (V\_{DD} < V\_{DD\\_min}), V\_{DD\\_USB} should be always lower than V\_{DD.}
- In operating mode,  $V_{DD\_USB}$  could be lower or higher  $V_{DD.}$
- If the USB is not used,  $V_{DD\_USB}$  must range from  $V_{DD\_min}$  to  $V_{DD\_max}$  to be able to use PA11 and PA12 as standard I/Os.
- 3. To sustain a voltage higher than  $V_{\text{DD}}\text{+}0.3\text{V},$  the internal pull-up/pull-down resistors must be disabled.
- 4. If  $T_A$  is lower, higher  $P_D$  values are allowed as long as  $T_J$  does not exceed  $T_J$  max (see *Table 82: Thermal characteristics on page 115*).



			•	,		
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
I <sub>LPBUF</sub> <sup>(4)</sup>	Consumption of reference voltage buffer for VREF_OUT and COMP	-	-	730	1200	nA
V <sub>REFINT_DIV1</sub> <sup>(4)</sup>	1/4 reference voltage	-	24	25	26	
V <sub>REFINT_DIV2</sub> <sup>(4)</sup> 1/2 reference voltage		-	49	50	51	% V <sub>REFINT</sub>
V <sub>REFINT_DIV3</sub> <sup>(4)</sup>	3/4 reference voltage	-	74	75	76	

Table 26. Embedded internal reference voltage<sup>(1)</sup> (continued)

Refer to Table 38: Peripheral current consumption in Stop and Standby mode for the value of the internal reference current consumption (I<sub>REFINT</sub>).

2. Guaranteed by test in production.

3. The internal V<sub>REF</sub> value is individually measured in production and stored in dedicated EEPROM bytes.

4. Guaranteed by design.

5. Shortest sampling time can be determined in the application by multiple iterations.

6. To guarantee less than 1% VREF\_OUT deviation.

### 6.3.4 Supply current characteristics

The current consumption is a function of several parameters and factors such as the operating voltage, temperature, I/O pin loading, device software configuration, operating frequencies, I/O pin switching rate, program location in memory and executed binary code. The current consumption is measured as described in *Figure 10: Current consumption measurement scheme*.

All Run-mode current consumption measurements given in this section are performed with a reduced code that gives a consumption equivalent to Dhrystone 2.1 code if not specified otherwise.

The current consumption values are derived from the tests performed under ambient temperature and  $V_{DD}$  supply voltage conditions summarized in *Table 23: General operating conditions* unless otherwise specified.

The MCU is placed under the following conditions:

- All I/O pins are configured in analog input mode
- All peripherals are disabled except when explicitly mentioned
- The Flash memory access time and prefetch is adjusted depending on fHCLK frequency and voltage range to provide the best CPU performance unless otherwise specified.
- When the peripherals are enabled  $f_{APB1} = f_{APB2} = f_{APB}$
- When PLL is on, the PLL inputs are equal to HSI = 16 MHz (if internal clock is used) or HSE = 16 MHz (if HSE bypass mode is used)
- The HSE user clock applied to OSCI\_IN input follows the characteristic specified in *Table 40: High-speed external user clock characteristics*
- For maximum current consumption  $V_{DD} = V_{DDA} = 3.6$  V is applied to all supply pins
- For typical current consumption V<sub>DD</sub> = V<sub>DDA</sub> = 3.0 V is applied to all supply pins if not specified otherwise

The parameters given in *Table 48*, *Table 23* and *Table 24* are derived from tests performed under ambient temperature and  $V_{DD}$  supply voltage conditions summarized in *Table 23*.



Symbol	Parameter	Conditio	n	f <sub>HCLK</sub> (MHz)	Тур	Max <sup>(1)</sup>	Unit
			Range3,	1	190	250	
I <sub>DD</sub> (Run			Vcore=1.2 V	2	345	380	μA
			VOS[1:0]=11	4	650	670	
		f <sub>HSE</sub> = f <sub>HCLK</sub> up to	Range2,	4	0,8	0,86	
		16MHz included, f <sub>HSE</sub> = f <sub>HCLK</sub> /2 above	Vcore=1.5 V	8	1,55	1,7	
	Supply current in Run mode code executed from Flash memory	16 MHz (PLL ON) <sup>(2)</sup>	VOS[1:0]=10	16	2,95	3,1	mA
			Range1, Vcore=1.8 V VOS[1:0]=01	8	1,9	2,1	
				16	3,55	3,8	
from Flash memory)				32	6,65	7,2	
memory)		MSI clock source	Range3,	0,065	39	130	μA
			Vcore=1.2 V	0,524	115	210	
			VOS[1:0]=11	4,2	700	770	
		HSI clock source	Range2, Vcore=1.5 V VOS[1:0]=10	16	2,9	3,2	mA
		(16MHz)	Range1, Vcore=1.8 V VOS[1:0]=01	32	7,15	7,4	

# Table 27. Current consumption in Run mode, code with data processing running fromFlash memory

1. Guaranteed by characterization results at 125  $^\circ\text{C},$  unless otherwise specified.

2. Oscillator bypassed (HSEBYP = 1 in RCC\_CR register).




Symbol	Parameter		f <sub>HCLK</sub>	Тур	Unit		
Supply I <sub>DD</sub> current in (Run Run mode, from code Flash executed memory) from Flash memory				Dhrystone		650	
			CoreMark		655		
		Range 3, V <sub>CORE</sub> =1.2 V,	Fibonacci	4 MHz	485	μA	
	ipply v	VOS[1:0]=11	while(1)		385	P	
	Run mode,	Run mode, code executed $f_{HSE} = f_{HCLK}$ up to 16 MHz included, $f_{HSE} = f_{HCLK}/2$ above 16 MHz (PLL on) <sup>(1)</sup>		while(1), 1WS, prefetch off		375	
				Dhrystone		6,65	
	nomon/	Range 1,	CoreMark		6,9		
			V <sub>CORE</sub> =1.8 V, VOS[1:0]=01	Fibonacci	32 MHz	6,75	mA
				while(1)		5,8	
				while(1), prefetch off		5,5	

Table 28. Current consumption in Run mode vs code type,code with data processing running from Flash memory

1. Oscillator bypassed (HSEBYP = 1 in RCC\_CR register).







#### **Electrical characteristics**

2. Oscillator bypassed (HSEBYP = 1 in RCC\_CR register).

Symbol	Parameter			f <sub>HCLK</sub>	Тур	Unit	
				Dhrystone		570	
I <sub>DD</sub> (Run from RAM) Supply current Run mode, cod executed from RAM, Flash memory switch off			Range 3, V <sub>CORE</sub> =1.2 V, VOS[1:0]=11	CoreMark	4 MHz	670	μA
	Supply current in	$f_{HSE} = f_{HCLK}$ up to 16 MHz included, $f_{HSE} = f_{HCLK}/2$ above		Fibonacci		410	
	executed from RAM, Flash			while(1)		375	
			Range 1, V <sub>CORE</sub> =1.8 V, VOS[1:0]=01	Dhrystone	- 32 MHz	6,65	mA
	•			CoreMark		6,95	
				Fibonacci		5,9	
				while(1)		5,2	

# Table 30. Current consumption in Run mode vs code type,code with data processing running from RAM<sup>(1)</sup>

1. Guaranteed by characterization results, unless otherwise specified.

2. Oscillator bypassed (HSEBYP = 1 in RCC\_CR register).



Symbol	Parameter	Conditions	Тур	Max	Unit
		f <sub>HCLK</sub> = f <sub>MSI</sub> = 4.2 MHz	5.0	8	
	Wakeup from Stop mode, regulator in Run mode	f <sub>HCLK</sub> = f <sub>HSI</sub> = 16 MHz	4.9	7	
		f <sub>HCLK</sub> = f <sub>HSI</sub> /4 = 4 MHz	8.0	11	
		f <sub>HCLK</sub> = f <sub>MSI</sub> = 4.2 MHz Voltage range 1	5.0	8	
		f <sub>HCLK</sub> = f <sub>MSI</sub> = 4.2 MHz Voltage range 2	5.0	8	
	Wakeup from Stop mode, regulator in low- P power mode	f <sub>HCLK</sub> = f <sub>MSI</sub> = 4.2 MHz Voltage range 3	5.0	8	
		f <sub>HCLK</sub> = f <sub>MSI</sub> = 2.1 MHz	7.3	13	
t <sub>WUSTOP</sub>		f <sub>HCLK</sub> = f <sub>MSI</sub> = 1.05 MHz	13	23	
		f <sub>HCLK</sub> = f <sub>MSI</sub> = 524 kHz	28	38	μs
		f <sub>HCLK</sub> = f <sub>MSI</sub> = 262 kHz	51	65	
		f <sub>HCLK</sub> = f <sub>MSI</sub> = 131 kHz	100	120	
		f <sub>HCLK</sub> = MSI = 65 kHz	190	260	
		f <sub>HCLK</sub> = f <sub>HSI</sub> = 16 MHz	4.9	7	
		f <sub>HCLK</sub> = f <sub>HSI</sub> /4 = 4 MHz	8.0	11	
		f <sub>HCLK</sub> = f <sub>HSI</sub> = 16 MHz	4.9	7	
	Wakeup from Stop mode, regulator in low- power mode, code running from RAM	f <sub>HCLK</sub> = f <sub>HSI</sub> /4 = 4 MHz	7.9	10	
	······································	f <sub>HCLK</sub> = f <sub>MSI</sub> = 4.2 MHz	4.7	8	
tumorpris	Wakeup from Standby mode FWU bit = 1	f <sub>HCLK</sub> = MSI = 2.1 MHz	65	130	
<sup>t</sup> wustdby	Wakeup from Standby mode FWU bit = 0	f <sub>HCLK</sub> = MSI = 2.1 MHz	2.2	3	ms

Table 39. Low-power mode wakeup timings (continued)




### Low-speed external user clock generated from an external source


The characteristics given in the following table result from tests performed using a lowspeed external clock source, and under ambient temperature and supply voltage conditions summarized in *Table 23*.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit		
f <sub>LSE_ext</sub>	User external clock source frequency		1	32.768	1000	kHz		
V <sub>LSEH</sub>	OSC32_IN input pin high level voltage		0.7V <sub>DD</sub>	-	V <sub>DD</sub>	v		
V <sub>LSEL</sub>	OSC32_IN input pin low level voltage	-	V <sub>SS</sub>	-	0.3V <sub>DD</sub>	v		
t <sub>w(LSE)</sub> t <sub>w(LSE)</sub>	OSC32_IN high or low time		465	-	-	ns		
t <sub>r(LSE)</sub> t <sub>f(LSE)</sub>	OSC32_IN rise or fall time		-	-	10	115		
C <sub>IN(LSE)</sub>	OSC32_IN input capacitance	-	-	0.6	-	pF		
DuCy <sub>(LSE)</sub>	Duty cycle	-	45	-	55	%		
١L	OSC32_IN Input leakage current	$V_{SS} \leq V_{IN} \leq V_{DD}$	-	-	±1	μA		

Table 41. Low-speed external user clock characteristics<sup>(1)</sup>

1. Guaranteed by design, not tested in production







### 6.3.13 I/O port characteristics

### General input/output characteristics

Unless otherwise specified, the parameters given in *Table 57* are derived from tests performed under the conditions summarized in *Table 23*. All I/Os are CMOS and TTL compliant.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>IL</sub>	Input low level voltage	TC, FT, FTf, RST I/Os	-	-	0.3V <sub>DD</sub>	
		BOOT0 pin	-	-	0.14V <sub>DD</sub> <sup>(1)</sup>	
V <sub>IH</sub>	Input high level voltage	All I/Os	0.7 V <sub>DD</sub>	-	-	V
V	I/O Schmitt trigger voltage hysteresis	Standard I/Os	-	10% V <sub>DD</sub> <sup>(3)</sup>	-	
V <sub>hys</sub>	(2)	BOOT0 pin	-	0.01	-	
		$\label{eq:VSS} \begin{array}{l} V_{SS} \leq V_{IN} \leq V_{DD} \\ \mbox{All I/Os except for} \\ \mbox{PA11, PA12, BOOT0} \\ \mbox{and FTf I/Os} \end{array}$	-	-	±50	
		$V_{SS} \le V_{IN} \le V_{DD}$ , PA11 and PA12 I/Os	-	-	-50/+250	nA
		V <sub>SS</sub> ≤ V <sub>IN</sub> ≤ V <sub>DD</sub> FTf I/Os	-	-	±100	
I <sub>lkg</sub>	Input leakage current <sup>(4)</sup>	$\label{eq:VDD} \begin{array}{c} V_{DD}{}^{\leq}V_{IN}{}^{\leq}5V\\ \mbox{All I/Os except for}\\ \mbox{PA11, PA12, BOOT0}\\ \mbox{and FTf I/Os} \end{array}$	-	-	200	nA
		$V_{DD} \le V_{IN} \le 5 V$ FTf I/Os	-	-	500	•
		$V_{DD} \le V_{IN} \le 5 V$ PA11, PA12 and BOOT0	-	-	10	μΑ
R <sub>PU</sub>	Weak pull-up equivalent resistor <sup>(5)</sup>	V <sub>IN</sub> = V <sub>SS</sub>	30	45	60	kΩ
R <sub>PD</sub>	Weak pull-down equivalent resistor <sup>(5)</sup>	$V_{IN} = V_{DD}$	30	45	60	kΩ
C <sub>IO</sub>	I/O pin capacitance	-	-	5	-	pF

	Table 57.	I/O	static	characteristics
--	-----------	-----	--------	-----------------

1. Guaranteed by characterization.

2. Hysteresis voltage between Schmitt trigger switching levels. Guaranteed by characterization results.

3. With a minimum of 200 mV. Guaranteed by characterization results.

4. The max. value may be exceeded if negative current is injected on adjacent pins.

 Pull-up and pull-down resistors are designed with a true resistance in series with a switchable PMOS/NMOS. This MOS/NMOS contribution to the series resistance is minimum (~10% order).



### **Output voltage levels**

Unless otherwise specified, the parameters given in *Table 58* are derived from tests performed under ambient temperature and  $V_{DD}$  supply voltage conditions summarized in *Table 23*. All I/Os are CMOS and TTL compliant.

Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>OL</sub> <sup>(1)</sup>	Output low level voltage for an I/O pin	CMOS port <sup>(2)</sup> , I <sub>IO</sub> = +8 mA	-	0.4	
V <sub>OH</sub> <sup>(3)</sup>	Output high level voltage for an I/O pin	$2.7 \text{ V} \le \text{V}_{\text{DD}} \le 3.6 \text{ V}$	V <sub>DD</sub> -0.4	-	
V <sub>OL</sub> <sup>(1)</sup>	Output low level voltage for an I/O pin	$\begin{array}{c} {\sf TTL \ port^{(2)},} \\ {\sf I}_{IO} \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \$	-	0.4	
V <sub>OH</sub> <sup>(3)(4)</sup>	Output high level voltage for an I/O pin	$\begin{array}{c} {\sf TTL} \mbox{ port}^{(2)}, \\ {\sf I}_{IO} \mbox{=} \mbox{-}6\mbox{ mA} \\ 2.7\mbox{ V} \le {\sf V}_{DD} \le \mbox{ 3.6 V} \end{array}$	2.4	-	
V <sub>OL</sub> <sup>(1)(4)</sup>	Output low level voltage for an I/O pin	$\begin{array}{l} {I_{IO}} \mbox{ = +15 mA} \\ 2.7 \ V \le V_{DD} \le \ 3.6 \ V \end{array}$	-	1.3	V
V <sub>OH</sub> <sup>(3)(4)</sup>	Output high level voltage for an I/O pin	$\begin{array}{l} \text{I}_{\text{IO}} \text{ = -15 mA} \\ \text{2.7 V} \leq \text{V}_{\text{DD}} \leq \ \text{3.6 V} \end{array}$	V <sub>DD</sub> -1.3	-	
V <sub>OL</sub> <sup>(1)(4)</sup>	Output low level voltage for an I/O pin	$I_{IO}$ = +4 mA 1.65 V $\leq$ V <sub>DD</sub> < 3.6 V	-	0.45	
V <sub>OH</sub> <sup>(3)(4)</sup>	Output high level voltage for an I/O pin	$\begin{array}{l} \text{I}_{IO} = \text{-4 mA} \\ 1.65 \ \text{V} \leq \text{V}_{DD} \leq \ 3.6 \ \text{V} \end{array}$	V <sub>DD</sub> -0.45	-	
V <sub>OLFM+</sub> <sup>(1)(4)</sup>	Output low level voltage for an FTf	$\begin{array}{l} \text{I}_{\text{IO}} = 20 \text{ mA} \\ 2.7 \text{ V} \leq \text{V}_{DD} \leq \ 3.6 \text{ V} \end{array}$	-	0.4	
VOLFM+	I/O pin in Fm+ mode	$\begin{array}{l} {\sf I}_{IO} \mbox{=} \ 10 \ mA \\ 1.65 \ V \le V_{DD} \le \ 3.6 \ V \end{array}$	-	0.4	

#### Table 58. Output voltage characteristics

 The I<sub>IO</sub> current sunk by the device must always respect the absolute maximum rating specified in *Table 21*. The sum of the currents sunk by all the I/Os (I/O ports and control pins) must always be respected and must not exceed ΣI<sub>IO(PIN)</sub>.

2. TTL and CMOS outputs are compatible with JEDEC standards JESD36 and JESD52.

3. The I<sub>IO</sub> current sourced by the device must always respect the absolute maximum rating specified in Table 21. The sum of the currents sourced by all the I/Os (I/O ports and control pins) must always be respected and must not exceed  $\Sigma I_{IO(PIN)}$ .

4. Guaranteed by characterization results.



### Input/output AC characteristics

The definition and values of input/output AC characteristics are given in *Figure 23* and *Table 59*, respectively.

Unless otherwise specified, the parameters given in *Table 59* are derived from tests performed under ambient temperature and  $V_{DD}$  supply voltage conditions summarized in *Table 23*.

OSPEEDRx[1:0] bit value <sup>(1)</sup>	Symbol	Parameter	Conditions	Min	Max <sup>(2)</sup>	Unit	
	f	Maximum frequency <sup>(3)</sup>	$C_{L}$ = 50 pF, $V_{DD}$ = 2.7 V to 3.6 V	-	400	kHz	
00	f <sub>max(IO)out</sub>		$C_{L}$ = 50 pF, $V_{DD}$ = 1.65 V to 2.7 V	-	100	KIIZ	
00	t <sub>f(IO)out</sub>	Output rise and fall time	$C_{L}$ = 50 pF, $V_{DD}$ = 2.7 V to 3.6 V	-	125	ns	
	t <sub>r(IO)out</sub>		$C_{L}$ = 50 pF, $V_{DD}$ = 1.65 V to 2.7 V	-	320	115	
	f	Maximum frequency <sup>(3)</sup>	$C_{L}$ = 50 pF, $V_{DD}$ = 2.7 V to 3.6 V	-	2	MHz	
01	f <sub>max(IO)out</sub>		$C_{L}$ = 50 pF, $V_{DD}$ = 1.65 V to 2.7 V	-	0.6		
01	t <sub>f(IO)out</sub>	Output rise and fall time	$C_{L}$ = 50 pF, $V_{DD}$ = 2.7 V to 3.6 V	-	30	200	
	t <sub>r(IO)out</sub>		$C_{L}$ = 50 pF, $V_{DD}$ = 1.65 V to 2.7 V	-	65	ns	
	-	Maximum frequency <sup>(3)</sup>	$C_{L}$ = 50 pF, $V_{DD}$ = 2.7 V to 3.6 V	-	10		
10	F <sub>max(IO)out</sub>		$C_{L}$ = 50 pF, $V_{DD}$ = 1.65 V to 2.7 V	-	2	MHz	
10	t <sub>f(IO)out</sub>		$C_{L}$ = 50 pF, $V_{DD}$ = 2.7 V to 3.6 V	-	13	ns	
	t <sub>r(IO)out</sub>		$C_{L}$ = 50 pF, $V_{DD}$ = 1.65 V to 2.7 V	-	28	113	
	E Maxim	Maximum frequency <sup>(3)</sup>	$C_{L}$ = 30 pF, $V_{DD}$ = 2.7 V to 3.6 V	-	35	MHz	
11	F <sub>max(IO)out</sub>		$C_{L}$ = 50 pF, $V_{DD}$ = 1.65 V to 2.7 V	-	10		
11	t <sub>f(IO)out</sub>	Output rise and fall time	$C_{L}$ = 30 pF, $V_{DD}$ = 2.7 V to 3.6 V	-	6	20	
	t <sub>r(IO)out</sub>		$C_{L}$ = 50 pF, $V_{DD}$ = 1.65 V to 2.7 V	-	17	ns	
	f <sub>max(IO)out</sub>	Maximum frequency <sup>(3)</sup>		-	1	MHz	
	t <sub>f(IO)out</sub>	Output fall time	$C_{L}$ = 50 pF, $V_{DD}$ = 2.5 V to 3.6 V		10		
Fm+	t <sub>r(IO)out</sub>	Output rise time		-	30	ns	
configuration <sup>(4)</sup>	f <sub>max(IO)out</sub>	Maximum frequency <sup>(3)</sup>		-	350	KHz	
	t <sub>f(IO)out</sub>	Output fall time	C <sub>L</sub> = 50 pF, V <sub>DD</sub> = 1.65 V to 3.6 V		15		
	t <sub>r(IO)out</sub>	Output rise time		-	60	ns	
-	t <sub>EXTIpw</sub>	Pulse width of external signals detected by the EXTI controller	-	8	-	ns	

 Table 59. I/O AC characteristics<sup>(1)</sup>

1. The I/O speed is configured using the OSPEEDRx[1:0] bits. Refer to the line reference manual for a description of GPIO Port configuration register.

2. Guaranteed by design.

3. The maximum frequency is defined in *Figure* 23.

4. When Fm+ configuration is set, the I/O speed control is bypassed. Refer to the line reference manual for a detailed description of Fm+ I/O configuration.



DocID027099 Rev 4

Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
C <sub>ADC</sub> <sup>(3)</sup>	Internal sample and hold capacitor	-	-	-	8	pF
<b>↓</b> (3)(5)	Calibration time	f <sub>ADC</sub> = 16 MHz		5.2		μs
t <sub>CAL</sub> <sup>(3)(5)</sup>		-		83		1/f <sub>ADC</sub>
		ADC clock = HSI16	1.5 ADC cycles + 2 f <sub>PCLK</sub> cycles	-	1.5 ADC cycles + 3 f <sub>PCLK</sub> cycles	-
W <sub>LATENCY</sub> <sup>(6)</sup>	Y <sup>(6)</sup> ADC_DR register write latency	ADC clock = PCLK/2	-	4.5	-	f <sub>PCLK</sub> cycle
	ADC clock = PCLK/4	-	8.5	-	f <sub>PCLK</sub> cycle	
		$f_{ADC} = f_{PCLK}/2 = 16 \text{ MHz}$	0.266		μs	
		$f_{ADC} = f_{PCLK}/2$	8.5		1/f <sub>PCLK</sub>	
t <sub>latr</sub> <sup>(3)</sup>	Trigger conversion latency	$f_{ADC} = f_{PCLK}/4 = 8 \text{ MHz}$	0.516		μs	
		$f_{ADC} = f_{PCLK}/4$	16.5			1/f <sub>PCLK</sub>
		f <sub>ADC</sub> = f <sub>HSI16</sub> = 16 MHz	0.252	-	0.260	μs
Jitter <sub>ADC</sub>	ADC jitter on trigger conversion	f <sub>ADC</sub> = f <sub>HSI16</sub>	-	1	-	1/f <sub>HSI16</sub>
ts <sup>(3)</sup>	Sampling time	f <sub>ADC</sub> = 16 MHz	0.093	-	10.03	μs
ıs` ′		-	1.5	-	160.5	1/f <sub>ADC</sub>
t <sub>UP_LDO</sub> <sup>(3)(5)</sup>	Internal LDO power-up time	-	-	-	10	μs
t <sub>STAB</sub> <sup>(3)(5)</sup>	ADC stabilization time	-	14		1/f <sub>ADC</sub>	
t (3)	Total conversion time	f <sub>ADC</sub> = 16 MHz, 12-bit resolution	0.875	-	10.81	μs
t <sub>ConV</sub> <sup>(3)</sup>	(including sampling time)	12-bit resolution	14 to 173 (t <sub>S</sub> for sampling +12.5 for successive approximation)		1/f <sub>ADC</sub>	

1. V<sub>DDA</sub> minimum value can be decreased in specific temperature conditions. Refer to Table 62: RAIN max for fADC = 16 MHz.

2. A current consumption proportional to the APB clock frequency has to be added (see *Table 37: Peripheral current consumption in Run or Sleep mode*).

3. Guaranteed by design.


4. Standard channels have an extra protection resistance which depends on supply voltage. Refer to Table 62: RAIN max for fADC = 16 MHz.

5. This parameter only includes the ADC timing. It does not take into account register access latency.

6. This parameter specifies the latency to transfer the conversion result into the ADC\_DR register. EOC bit is set to indicate the conversion is complete and has the same latency.



- 6. Difference between the value measured at Code (0x800) and the ideal value =  $V_{REF+}/2$ .
- 7. Difference between the value measured at Code (0x001) and the ideal value.
- 8. Difference between ideal slope of the transfer function and measured slope computed from code 0x000 and 0xFFF when buffer is off, and from code giving 0.2 V and ( $V_{DDA} 0.2$ ) V when buffer is on.
- 9. In buffered mode, the output can overshoot above the final value for low input code (starting from min value).



#### Figure 29. 12-bit buffered/non-buffered DAC

### 6.3.17 Temperature sensor characteristics

#### Table 65. Temperature sensor calibration values

Calibration value name	Description	Memory address
TS_CAL1	TS ADC raw data acquired at temperature of 30 °C, V <sub>DDA</sub> = 3 V	0x1FF8 007A - 0x1FF8 007B
TS_CAL2	TS ADC raw data acquired at temperature of 130 °C, V <sub>DDA</sub> = 3 V	0x1FF8 007E - 0x1FF8 007F

#### Table 66. Temperature sensor characteristics

Symbol	Parameter		Тур	Max	Unit
T <sub>L</sub> <sup>(1)</sup>	V <sub>SENSE</sub> linearity with temperature	-	±1	±2	°C
Avg_Slope <sup>(1)</sup>	Average slope		1.61	1.75	mV/°C
V <sub>130</sub>	Voltage at 130°C ±5°C <sup>(2)</sup>	640	670	700	mV
I <sub>DDA(TEMP)</sub> <sup>(3)</sup>	Current consumption		3.4	6	μA
t <sub>START</sub> <sup>(3)</sup>	Startup time	-	-	10	
T <sub>S_temp</sub> <sup>(4)(3)</sup>	ADC sampling time when reading the temperature	10	-	-	μs

1. Guaranteed by characterization results.

2. Measured at  $V_{DD}$  = 3 V ±10 mV. V130 ADC conversion result is stored in the TS\_CAL2 byte.

- 3. Guaranteed by design.
- 4. Shortest sampling time can be determined in the application by multiple iterations.



Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		Master mode			8	
f <sub>SCK</sub> 1/t <sub>c(SCK)</sub>	SPI clock frequency	Slave mode Transmitter 1.65 <v<sub>DD&lt;3.6V</v<sub>	-	-	8	MHz
(SCK)		Slave mode Transmitter 2.7 <v<sub>DD&lt;3.6V</v<sub>			8 <sup>(2)</sup>	
Duty <sub>(SCK)</sub>	Duty cycle of SPI clock frequency	Slave mode	30	50	70	%
t <sub>su(NSS)</sub>	NSS setup time	Slave mode, SPI presc = 2	4*Tpclk	-	-	
t <sub>h(NSS)</sub>	NSS hold time	Slave mode, SPI presc = 2	2*Tpclk	-	-	
t <sub>w(SCKH)</sub> t <sub>w(SCKL)</sub>	SCK high and low time	Master mode	Tpclk-2	Tpclk	Tpclk+2	
t <sub>su(MI)</sub>	Data input actus time	Master mode	0	-	-	
t <sub>su(SI)</sub>	Data input setup time	Slave mode	3	-	-	
t <sub>h(MI)</sub>	Data input hold time	Master mode	11	-	-	
t <sub>h(SI)</sub>		Slave mode	4.5	-	-	ns
t <sub>a(SO</sub>	Data output access time	Slave mode	18	-	52	
t <sub>dis(SO)</sub>	Data output disable time	Slave mode	12	-	42	
t <sub>v(SO)</sub>	Data output valid time	Slave mode	-	20	56.5	
t <sub>v(MO)</sub>		Master mode	-	5	9	
t <sub>h(SO)</sub>	Data output hold time	Slave mode	13	-	-	
t <sub>h(MO)</sub>	Data output hold time	Master mode	3	-	-	

Table 73. SPI characteristics in	n voltage	Range 2 <sup>(1)</sup>
----------------------------------	-----------	------------------------

1. Guaranteed by characterization results.

2. The maximum SPI clock frequency in slave transmitter mode is determined by the sum of  $t_{v(SO)}$  and  $t_{su(MI)}$  which has to fit into SCK low or high phase preceding the SCK sampling edge. This value can be achieved when the SPI communicates with a master having  $t_{su(MI)} = 0$  while Duty<sub>(SCK)</sub> = 50%.



### **USB** characteristics

The USB interface is USB-IF certified (full speed).

Table 7	5. USB	startup	time
---------	--------	---------	------

Symbol	Parameter	Мах	Unit
t <sub>STARTUP</sub> <sup>(1)</sup>	USB transceiver startup time	1	μs

1. Guaranteed by design.

Table 76. USB DC electrical characteristic
--

Symbol	Parameter	Conditions	Min. <sup>(1)</sup>	Max. <sup>(1)</sup>	Unit			
Input levels								
V <sub>DD</sub>	USB operating voltage	-	3.0	3.6	V			
V <sub>DI</sub> <sup>(2)</sup>	Differential input sensitivity	I(USB_DP, USB_DM)	0.2	-				
V <sub>CM</sub> <sup>(2)</sup>	Differential common mode range	Includes V <sub>DI</sub> range	0.8	2.5	V			
$V_{SE}^{(2)}$	Single ended receiver threshold	-	1.3	2.0				
Output levels								
V <sub>OL</sub> <sup>(3)</sup>	Static output level low	${\sf R}_{\sf L}$ of 1.5 k $\Omega$ to 3.6 ${\sf V}^{(4)}$	-	0.3	v			
V <sub>OH</sub> <sup>(3)</sup>	Static output level high	${\sf R}_{\sf L}$ of 15 k $\Omega$ to ${\sf V}_{\sf SS}{}^{(4)}$	2.8	3.6	v			

1. All the voltages are measured from the local ground potential.

2. Guaranteed by characterization results.

3. Guaranteed by test in production.

4.  $\ensuremath{\mathsf{R}_{\mathsf{L}}}$  is the load connected on the USB drivers.

