

Welcome to **E-XFL.COM**

Understanding Embedded - CPLDs (Complex Programmable Logic Devices)

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixed-function ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.

Applications of Embedded - CPLDs

Details	
Product Status	Active
Programmable Type	In System Programmable (min 10K program/erase cycles)
Delay Time tpd(1) Max	10 ns
Voltage Supply - Internal	4.5V ~ 5.5V
Number of Logic Elements/Blocks	-
Number of Macrocells	64
Number of Gates	-
Number of I/O	32
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-LCC (J-Lead)
Supplier Device Package	44-PLCC (16.6x16.6)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/atf1504as-10ju44

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Enhanced Features

- Improved Connectivity (Additional Feedback Routing, Alternate Input Routing)
- Output Enable Product Terms
- Transparent Latch Mode
- Combinatorial Output with Registered Feedback within Any Macrocell
- Three Global Clock Pins
- ITD (Input Transition Detection) Circuits on Global Clocks, Inputs, and I/O
- Fast Registered Input from Product Term
- Programmable "Pin-keeper" Option
- V_{CC} Power-up Reset Option
- Pull-up Option on JTAG Pins TMS and TDI
- Advanced Power Management Features
 - Edge-controlled Power-down "L"
 - Individual Macrocell Power Option
 - Disable ITD on Global Clocks, Inputs, and I/O

Description

The Atmel [®]ATF1504AS(L) is a high-performance, high-density Complex Programmable Logic Device (CPLD) which utilizes the Atmel proven electrically-erasable memory technology. With 64 logic macrocells and up to 68 inputs, it easily integrates logic from several TTL, SSI, MSI, LSI, and classic PLDs. The ATF1504AS(L) enhanced routing switch matrices increases usable gate count and the odds of successful pin-locked design modifications.

The ATF1504AS(L) has up to 68 bi-directional I/O pins and four dedicated input pins, depending on the type of device package selected. Each dedicated pin can also serve as a global control signal, register clock, register reset, or output enable. Each of these control signals can be selected for use individually within each macrocell.

Each of the 64 macrocells generates a buried feedback which goes to the global bus. Each input and I/O pin also feeds into the global bus. The switch matrix in each logic block then selects 40 individual signals from the global bus. Each macrocell also generates a foldback logic term which goes to a regional bus. Cascade logic between macrocells in the ATF1504AS(L) allows fast, efficient generation of complex logic functions. The ATF1504AS(L) contains four such logic chains; each capable of creating sum term logic with a fan-in of up to 40 product terms.

The ATF1504AS(L) macrocell, shown in Figure 1, is flexible enough to support highly-complex logic functions operating at high speed. The macrocell consists of five sections:

- Product Terms and Product Term Select Multiplexer
- OR/XOR/CASCADE Logic
- Flip-flop
- Output Select and Enable
- Logic Array Inputs



3. Macrocell Sections

Table 3-1. Macrocell Sections

Section	Description
Product Terms and Select Mux	Each ATF1504AS(L) macrocell has five product terms. Each product term receives as its possible inputs all signals from both the global bus and regional bus.
	The Product Term Select Multiplexer (PTMUX) allocates the five product terms as needed to the macrocell logic gates and control signals. The PTMUX programming is determined by the design compiler, which selects the optimum macrocell configuration.
	The ATF1504AS(L) logic structure is designed to efficiently support all types of logic. Within a single macrocell, all the product terms can be routed to the OR gate, creating a 5-input AND/OR sum term. With the addition of the CASIN from neighboring macrocells, this can be expanded to as many as 40 product terms with a little small additional delay.
OR/XOR/CASCADE Logic	The macrocell's XOR gate allows efficient implementation of compare and arithmetic functions. One input to the XOR comes from the OR sum term. The other XOR input can be a product term or a fixed high-level or low-level. For combinatorial outputs, the fixed level input allows polarity selection. For registered functions, the fixed levels allow DeMorgan minimization of product terms. The XOR gate is also used to emulate T-type and JK-type flip-flops.
	The ATF1504AS(L) flip-flop has very flexible data and control functions. The data input can come from either the XOR gate, from a separate product term, or directly from the I/O pin. Selecting the separate product term allows creation of a buried registered feedback within a combinatorial output macrocell. (This feature is automatically implemented by the fitter software). In addition to D, T, JK, and SR operation, the flip-flop can also be configured as a flow-through latch. In this mode, data passes through when the clock is high and is latched when the clock is low.
Flip-flop	The clock itself can either be one of the Global CLK Signals (GCK[0:2]) or an individual product term. The flip-flop changes state on the clock's rising edge. When the GCK signal is used as the clock, one of the macrocell product terms can be selected as a clock enable. When the clock enable function is active and the enable signal (product term) is low, all clock edges are ignored. The flip-flop's Asynchronous Reset signal (AR) can either be the Global Clear (GCLEAR), a product term, or always off. AR can also be a logic OR of GCLEAR with a product term. The Asynchronous Preset (AP) can be a product term or always off.
	The ATF1504AS(L) macrocell output can be selected as registered or combinatorial. The buried feedback signal can be either combinatorial or registered signal regardless of whether the output is combinatorial or registered.
Output Select and Enable	The output enable multiplexer (MOE) controls the output enable signals. Any buffer can be permanently enabled for simple output operation. Buffers can also be permanently disabled to allow use of the pin as an input. In this configuration all the macrocell resources are still available, including the buried feedback, expander, and CASCADE logic. The output enable for each macrocell can be selected as either of the two dedicated OE input pins as an I/O pin configured as an input, or as an individual product term.
Global Bus/Switch Matrix	The global bus contains all input and I/O pin signals, as well as, the buried feedback signal from all 64 macrocells. The switch matrix in each logic block receives as its possible inputs all signals from the global bus. Under software control, up to 40 of these signals can be selected as inputs to the logic block.
Foldback Bus	Each macrocell also generates a foldback product term. This signal goes to the regional bus and is available to four macrocells. The foldback is an inverse polarity of one of the macrocell's product terms. The sixteen foldback terms in each region allow generation of high fan-in sum terms (up to sixteen product terms) with a nominal additional delay.



4. Programmable Pin-keeper Option for Inputs and I/Os

The ATF1504AS(L) offers the option of programming all input and I/O pins so the pin-keeper circuits can be utilized. When any pin is driven high or low and then subsequently left floating, it will stay at that previous high-level or low-level. This circuitry prevents unused input and I/O lines from floating to intermediate voltage levels, which causes unnecessary power consumption and system noise. The keeper circuits eliminate the need for external pull-up resistors and eliminate their DC power consumption.

Figure 4-1. Input Diagram





Figure 4-2. I/O Diagram





5. Speed/Power Management

The ATF1504AS(L) has several built-in speed and power management features. The ATF1504AS(L) contains circuitry which automatically puts the device into a low-power standby mode when no logic transitions are occurring. This not only reduces power consumption during inactive periods, but also provides proportional power savings for most applications running at system speeds below 5MHz. This feature may be selected as a device option.

To further reduce power, each ATF1504AS(L) macrocell has a Reduced Power bit feature. This feature allows individual macrocells to be configured for maximum power savings. This feature may be selected as a design option.

All ATF1504AS(L) have an optional power-down mode. In this mode, current drops to below 10mA. When the power-down option is selected, either PD1 or PD2 pins (or both) can be used to power-down the part. The power-down option is selected in the design source file. When enabled, the device goes into power-down when either PD1 or PD2 is high. In the power-down mode, all internal logic signals are latched and held, as are any enabled outputs.

All pin transitions are ignored until the PD pin is brought low. When the power-down feature is enabled, the PD1 or PD2 pin cannot be used as a logic input or output; however, the pin's macrocell may still be used to generate buried foldback and cascade logic signals.

All power-down AC characteristic parameters are computed from external input or I/O pins, with Reduced Power bit turned on. For macrocells in reduced-power mode (Reduced Power bit turned on), the reduced-power adder, t_{RPA} , must be added to the AC parameters, which include the data paths t_{LAD} , t_{LAC} , t_{IC} , t_{ACL} , t_{ACL} , and t_{SEXP} .

The ATF1504AS(L) macrocell also has an option whereby the power can be reduced on a per macrocell basis. By enabling this power-down option, macrocells that are not used in an application can be turned-down, thereby reducing the overall power consumption of the device.

Each output also has individual slew rate control. This may be used to reduce system noise by slowing down outputs that do not need to operate at maximum speed. Outputs default to slow switching, and may be specified as fast switching in the design file.

6. Design Software Support

ATF1504AS(L) designs are supported by several industry-standard third-party tools. Automated fitters allow logic synthesis using a variety of high level description languages and formats.

7. Power-up Reset

The ATF1504AS(L) is designed with a power-up reset, a feature critical for state machine initialization. At a point delayed slightly from V_{CC} crossing V_{RST} , all registers will be initialized, and the state of each output will depend on the polarity of its buffer. However, due to the asynchronous nature of reset and uncertainty of how V_{CC} actually rises in the system, the following conditions are required:

- The V_{CC} rise must be monotonic,
- After reset occurs, all input and feedback setup times must be met before driving the clock pin high, and,
- The clock must remain stable during T_D.

The ATF1504AS(L) has two options for the hysteresis about the reset level, V_{RST} , Small and Large. During the fitting process users may configure the device with the Power-up Reset hysteresis set to Large or Small. Atmel POF2JED users may select the Large option by including the flag "-power_reset" on the command line after "filename.POF". To allow the registers to be properly reinitialized with the Large hysteresis option selected, the following condition is added:

If V_{CC} falls below 2.0V, it must shut off completely before the device is turned on again.

When the Large hysteresis option is active, I_{CC} is reduced by several hundred micro amps as well.



8. Security Fuse Usage

A single fuse is provided to prevent unauthorized copying of the ATF1504AS(L) fuse patterns. Once programmed, fuse verify is inhibited; however, the 16-bit User Signature remains accessible.

9. Programming

ATF1504AS(L) devices are In-System Programmable (ISP) devices utilizing the 4-pin JTAG protocol. This capability eliminates package handling normally required for programming and facilitates rapid design iterations and field changes.

Atmel provides ISP hardware and software to allow programming of the ATF1504AS(L) via the PC. ISP is performed by using either a download cable or a comparable board tester or a simple microprocessor interface.

To facilitate ISP programming by the Automated Test Equipment (ATE) vendors. Serial Vector Format (SVF) files can be created by Atmel provided software utilities.

ATF1504AS(L) devices can also be programmed using standard third-party programmers. With third-party programmer, the JTAG ISP port can be disabled thereby allowing four additional I/O pins to be used for logic.

Contact your local Atmel representatives or Atmel PLD applications for details.

10. ISP Programming Protection

The ATF1504AS(L) has a special feature which locks the device and prevents the inputs and I/O from driving if the programming process is interrupted for any reason. The inputs and I/O default to high-Z state during such a condition. In addition, the pin-keeper option preserves the former state during device programming if this circuit were previously programmed on the device. This prevents disturbing the operation of other circuits in the system while the ATF1504AS(L) is being programmed via ISP.

All ATF1504AS(L) devices are initially shipped in the erased state thereby making them ready to use for ISP.

Note: For more information refer to the "Designing for In-System Programmability with Atmel CPLDs" application note.



11. Electrical Characteristics

11.1 Absolute Maximum Ratings*

Temperature Under Bias
Storage Temperature
Voltage on Any Pin with Respect to Ground2.0V to +7.0V ⁽¹⁾
Voltage on Input Pins with Respect to Ground During Programming2.0V to +14.0V ⁽¹⁾
Programming Voltage with Respect to Ground2.0V to +14.0V ⁽¹⁾

*Notice: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note: 1. Minimum voltage is -0.60VDC, which may undershoot to -2.0V for pulses of less than 20ns. Maximum output pin voltage is V_{CC} + 0.75VDC, which may overshoot to 7.0V for pulses of less than 20ns.

11.2 Pin Capacitance

Table 11-1. Pin Capacitance⁽¹⁾

	Тур	Max	Units	Conditions
C _{IN}	8	10	pF	V _{IN} = 0V; f = 1MHz
C _{I/O}	8	10	pF	V _{OUT} = 0V; f = 1MHz

Note: 1. Typical values for nominal supply voltage. This parameter is only sampled and is not 100% tested. The OGI pin (high-voltage pin during programming) has a maximum capacitance of 12pF.

11.3 DC and AC Operating Conditions

Table 11-2. DC and AC Operating Conditions

	Commercial	Industrial
Operating Temperature (Ambient)	0°C to 70°C	-40°C to 85°C
V _{CCINT} or V _{CCIO} (5.0V) Power Supply	5.0V ± 5%	5.0V ± 10%
V _{CCIO} (3.3V) Power Supply	3.0V to 3.6V	3.0V to 3.6V

11.4 DC Characteristics

Table 11-3. DC Characteristics

Symbol	Parameter	Condition	Min	Тур	Max	Units		
I _{IL}	Input or I/O Low Leakage Current	V _{IN} = V _{CC}				-2	-10	μА
I _{IH}	Input or I/O High Leakage Current					2	10	
I _{OZ}	Tri-state Output Off-state Current	$V_{O} = V_{CC}$ or G	ND		-40		40	μА
			Std Mode	Com.		105		mA
las.	Power Supply Current,	V _{CC} = Max	Ota Mode	Ind.		130		mA
I _{CC1}	Standby	$V_{IN} = 0, V_{CC}$	"L" Mode	Com.		10		μA
			Ind.		10		μA	
I _{CC2}	Power Supply Current, Power-down Mode	$V_{CC} = Max$ $V_{IN} = 0, V_{CC}$	"PD" Mode			1	10	mA
I _{CC3} ⁽²⁾	Current in Reduced-power	V _{CC} = Max	Std Power	Com		85		ma
CC3	Mode	$V_{IN} = 0, V_{CC}$	Std i Owei	Ind		105		
V _{CCIO}	Supply Voltage	5.0V Device C	Output	Com.	4.75		5.25	V
▼ CCIO	oupply voltage	J.OV DEVICE C	σαιραί	Ind.	4.50		5.50	V
V _{CCIO}	Supply Voltage	3.3V Device C	Output		3.00		3.60	V
V _{IL}	Input Low Voltage				-0.30		0.80	V
V _{IH}	Input High Voltage				2.00		V _{CCIO} + 0.3	V
	Output Low Voltage (TTL)	V _{IN} = V _{IH} or V	L	Com.			0.45	V
W	Output Low Voltage (TTL)	V _{CCIO} = Min, I	_{OL} = 12mA	Ind.				
V _{OL}	Output Low Voltage (CMOS)	V _{IN} = V _{IH} or V		Com.			0.20	V
	Output Low Voltage (CINOS)	$V_{CC} = Min, I_{OL} = 0.1mA$ Ind.				0.20	V	
V _{OH}	Output High Voltage (TTL)	$V_{IN} = V_{IH} \text{ or } V_{CCIO} = Min, I_{I}$			2.4			V

Notes: 1. Not more than one output at a time should be shorted. Duration of short circuit test should not exceed 30s.

2. When macrocell reduced-power feature is enabled.



11.5 AC Characteristics

Table 11-4. AC Characteristics⁽¹⁾⁽²⁾

		-7		-10		-25		
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Units
t _{PD1}	Input or Feedback to Non-registered Output		7.5		10		25	ns
t _{PD2}	I/O Input or Feedback to Non-registered Feedback		7		9		25	ns
t _{SU}	Global Clock Setup Time	6		7		20		ns
t _H	Global Clock Hold Time	0		0		0		ns
t _{FSU}	Global Clock Setup Time of Fast Input	3		3		5		ns
t _{FH}	Global Clock Hold Time of Fast Input	0.5		0.5		2		ns
t _{COP}	Global Clock to Output Delay		4.5		5		13	ns
t _{CH}	Global Clock High Time	3		4		7		ns
t _{CL}	Global Clock Low Time	3		4		7		ns
t _{ASU}	Array Clock Setup Time	3		3		5		ns
t _{AH}	Array Clock Hold Time	2		3		6		ns
t _{ACOP}	Array Clock Output Delay		7.5		10		25	ns
t _{ACH}	Array Clock High Time	3		4		10		ns
t _{ACL}	Array Clock Low Time	3		4		10		ns
t _{CNT}	Minimum Clock Global Period		8		10		22	ns
f _{CNT}	Maximum Internal Global Clock Frequency	125		100		50		MHz
t _{ACNT}	Minimum Array Clock Period		8		10		22	ns
f _{ACNT}	Maximum Internal Array Clock Frequency	125		100		50		MHz
f _{MAX}	Maximum Clock Frequency	166.7		125		60		MHz
t _{IN}	Input Pad and Buffer Delay		0.5		0.5		2	ns
t _{IO}	I/O Input Pad and Buffer Delay		0.5		0.5		2	ns
t _{FIN}	Fast Input Delay		1		1		2	ns
t _{SEXP}	Foldback Term Delay		4		5		12	ns
t _{PEXP}	Cascade Logic Delay		0.8		0.8		1.2	ns
t _{LAD}	Logic Array Delay		3		5		8	ns

Notes: 1. See ordering information for valid part numbers.

^{2.} The t_{RPA} parameter must be added to the t_{LAD} , t_{LAC} , t_{TIC} , t_{ACL} , and t_{SEXP} parameters for macrocells running in the reduced-power mode.



Table 11-4. AC Characteristics⁽¹⁾⁽²⁾ (Continued)


		-7		-1	0	-25			
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Units	
t _{LAC}	Logic Control Delay		3		5		8	ns	
t _{IOE}	Internal Output Enable Delay		2		2		4	ns	
t _{OD1}	Output Buffer and Pad Delay (Slow slew rate = OFF; V _{CCIO} = 5.0V; C _L = 35pF)		2		1.5		6	ns	
t _{OD2}	Output Buffer and Pad Delay (Slow slew rate = OFF; $V_{CCIO} = 3.3V$; $C_L = 35pF$)		2.5		2.0		7	ns	
t _{OD3}	Output Buffer and Pad Delay (Slow slew rate = ON; V _{CCIO} = 5.0V or 3.3V; C _L = 35pF)		5		5.5		10	ns	
t _{ZX1}	Output Buffer Enable Delay (Slow slew rate = OFF; V _{CCIO} = 5.0V; C _L = 35pF)		4.0		5.0		10	ns	
t _{ZX2}	Output Buffer Enable Delay (Slow slew rate = OFF; $V_{CCIO} = 3.3V$; $C_L = 35pF$)		4.5		5.5		10	ns	
t _{ZX3}	Output Buffer Enable Delay (Slow slew rate = ON; V _{CCIO} = 5.0V/3.3V; C _L = 35pF)		9		9		12	ns	
t _{XZ}	Output Buffer Disable Delay (C _L = 5pF)		4		5		8	ns	
t _{SU}	Register Setup Time	3		3		6		ns	
t _H	Register Hold Time	2		3		6		ns	
t _{FSU}	Register Setup Time of Fast Input	3		3		3		ns	
t _{FH}	Register Hold Time of Fast Input	0.5		0.5		2.5		ns	
t _{RD}	Register Delay		1		2		2	ns	
t _{COMB}	Combinatorial Delay		1		2		2	ns	
t _{IC}	Array Clock Delay		3		5		8	ns	
t _{EN}	Register Enable Time		3		5		8	ns	
t _{GLOB}	Global Control Delay		1		1		1	ns	
t _{PRE}	Register Preset Time		2		3		6	ns	
t _{CLR}	Register Clear Time		2		3		6	ns	
t _{UIM}	Switch Matrix Delay		1		1		2	ns	
t _{RPA}	Reduced-power Adder ⁽²⁾		10		11		15	ns	


Notes: 1. See ordering information for valid part numbers.

2. The t_{RPA} parameter must be added to the t_{LAD} , t_{LAC} , t_{TIC} , t_{ACL} , and t_{SEXP} parameters for macrocells running in the reduced-power mode.



Figure 14-2. BSC Configuration for Macrocell





Macrocell BSC



15. PCI Compliance

The ATF1504AS(L) supports the growing need in the industry to support the new Peripheral Component Interconnect (PCI) interface standard in PCI-based designs and specifications. The PCI interface calls for high current drivers, which are much larger than the traditional TTL drivers. In general, PLDs and FPGAs parallel outputs to support the high current load required by the PCI interface. The ATF1504AS(L) allows this without contributing to system noise while delivering low output-to-output skew. Having a programmable high drive option is also possible without increasing output delay or pin capacitance.

Figure 15-1. PCI Voltage-to-current Curves for +5.0V Signaling in Pull-up Mode




Figure 15-2. PCI Voltage-to-current Curves for +5.0V Signaling in Pull-down Mode




Table 15-1. PCI DC Characteristics

Symbol	Parameter	Conditions	Min	Max	Units
V _{CC}	Supply Voltage		4.75	5.25	V
V _{IH}	Input High Voltage		2.0	V _{CC} + 0.5	V
V _{IL}	Input Low Voltage		-0.5	0.8	V
I _{IH}	Input High Leakage Current	V _{IN} = 2.7V		70	μA
I _{IL}	Input Low Leakage Current	V _{IN} = 0.5V		-70	μA
V _{OH}	Output High Voltage	I _{OUT} = -2mA	2.4		V
V _{OL}	Output Low Voltage	I _{OUT} = 3mA, 6mA		0.55	V
C _{IN}	Input Pin Capacitance			10	pF
C _{CLK}	CLK Pin Capacitance			12	pF
C _{IDSEL}	IDSEL Pin Capacitance			8	pF
L _{PIN}	Pin Inductance			20	nH

Note: 1. Leakage current is with pin-keeper off.



Table 15-2. PCI AC Characteristics

Symbol	Parameter	Conditions	Min	Max	Units
I _{OH(AC)}		0 < V _{OUT} ≤ 1.4	-44		mA
	Switching	1.4 < V _{OUT} < 2.4	-44+(V _{OUT} - 1.4)/0.024		mA
	Current High (Test High)	3.1 < V _{OUT} < V _{CC}		Equation A	mA
		V _{OUT} = 3.1V		-142	μA
		V _{OUT} > 2.2V	95		mA
	Switching Current Low	2.2 > V _{OUT} > 0	V _{OUT} /0.023		mA
I _{OL(AC)}	(Test Point)	0.1 > V _{OUT} > 0		Equation B	mA
		V _{OUT} = 0.71		206	mA
I _{CL}	Low Clamp Current	-5 < V _{IN} ≤ -1	-25+(V _{IN} + 1)/0.015		mA
SLEW _R	Output Rise Slew Rate	0.4V to 2.4V load	0.5	3	V/ns
SLEW _F	Output Fall Slew Rate	2.4V to 0.4V load	0.5	3	V/ns

Notes: 1. Equation A: I_{OH} = 11.9 (V_{OUT} - 5.25) * (V_{OUT} + 2.45) for V_{CC} > V_{OUT} > 3.1V.

2. Equation B: I_{OL} = 78.5 * V_{OUT} * (4.4 - V_{OUT}) for 0V < V_{OUT} < 0.71V.



16. **Pinouts**

16.1 ATF1504AS(L) Dedicated Pinouts

Dedicated Pin	44-lead TQFP	44-lead J-lead	84-lead J-lead	100-lead TQFP
INPUT/OE2/GCLK2	40	2	2	90
INPUT/GCLR	39	1	1	89
INPUT/OE1	38	44	84	88
INPUT/GCLK1	37	43	83	87
I/O /GCLK3	35	41	81	85
I/O/PD (1,2)	5, 19	11, 25	20, 46	12, 42
I/O/TDI (JTAG)	1	7	14	4
I/O/TMS (JTAG)	7	13	23	15
I/O/TCK (JTAG)	26	32	62	62
I/O/TDO (JTAG)	32	38	71	73
GND	4, 16, 24, 36	10, 22, 30, 42	7, 19, 32, 42, 47, 59, 72, 82	11, 26, 38, 43, 59, 74, 86, 95
V _{CCINT}	9, 17, 29, 41	3, 15, 23, 35	3, 43	39, 91
V _{CCIO}	_	_	13, 26, 38, 53, 66, 78	3, 18, 34, 51, 66, 82
N/C	_	_	_	1, 2, 5, 7, 22, 24, 27, 28, 49, 50, 53, 55, 70, 72, 77, 78
# of Signal Pins	36	36	68	68
# User I/O Pins	32	32	64	64

OE (1, 2) Global OE Pins Note: GCLR Global Clear Pin GCLK (1, 2, 3)..... Global Clock Pins

TDI, TMS, TCK, TDO ... JTAG pins used for boundary-scan testing or in-system programming

GND Ground Pins


PD (1, 2) Power-down pins


16.2 ATF1504AS(L) I/O Pinouts


мс	PLC	44-lead PLCC	44-lead TQFP	84-lead PLCC	100-lead TQFP	МС	PLC	44-lead PLCC	44-lead TQFP	84-lead PLCC	100-lead TQFP
1	Α	12	6	22	14	33	С	24	18	44	40
2	Α	_	_	21	13	34	С	_	_	45	41
3	A/PD1	11	5	20	12	35	C/PD2	25	19	46	42
4	Α	9	3	18	10	36	С	26	20	48	44
5	Α	8	2	17	9	37	С	27	21	49	45
6	Α	_	_	16	8	38	С	_	_	50	46
7	Α	_	_	15	6	39	С	_		51	47
8/ TDI	Α	7	1	14	4	40	С	28	22	52	48
9	Α			12	100	41	С	29	23	54	52
10	Α	_	_	11	99	42	С	_	_	55	54
11	Α	6	44	10	98	43	С	_	_	56	56
12	Α		_	9	97	44	С	_	_	57	57
13	Α	_	_	8	96	45	С	_	_	58	58
14	Α	5	43	6	94	46	С	31	25	60	60
15	Α	_	_	5	93	47	С	_	_	61	61
16	Α	4	42	4	92	48/ TCK	С	32	26	62	62
17	В	21	15	41	37	49	D	33	27	63	63
18	В	_	_	40	36	50	D	_	_	64	64
19	В	20	14	39	35	51	D	34	28	65	65
20	В	19	13	37	33	52	D	36	30	67	67
21	В	18	12	36	32	53	D	37	31	68	68
22	В	_	_	35	31	54	D	_	_	69	69
23	В	<u>—</u>	_	34	30	55	D	_	<u>—</u>	70	71
24	В	17	11	33	29	56/ TDO	D	38	32	71	73
25	В	16	10	31	25	57	D	39	33	73	75
26	В	_	_	30	23	58	D	_	_	74	76
27	В	_	_	29	21	59	D	_	_	75	79
28	В	_	_	28	20	60	D	_	_	76	80
29	В	_	_	27	19	61	D	_	_	77	81
30	В	14	8	25	17	62	D	40	34	79	83
31	В	_	_	24	16	63	D	_	_	80	84
32/ TMS	В	13	7	23	15	64	D/GCLK3	41	35	81	85




SUPPLY CURRENT VS. SUPPLY VOLTAGE $(T_A = 25^{\circ}C, F = 0)$









SUPPLY CURRENT VS. SUPPLY VOLTAGE LOW-POWER ("L") VERSION $(T_A=25^{\circ}C,\,F=0)$




SUPPLY CURRENT VS. FREQUENCY LOW-POWER ("L") VERSION




SUPPLY CURRENT VS. FREQUENCY




OUTPUT SOURCE CURRENT VS. OUTPUT VOLTAGE (V_{CC} = 5V, T_A = 25°C)




OUTPUT SOURCE CURRENT VS. SUPPLY VOLTAGE




INPUT CLAMP CURRENT VS. INPUT VOLTAGE





18. **Packaging Information**


18.1 44A — 44-lead TQFP



1/10/13

∕ltmel	TITLE	GPC	DRAWING NO.	REV.
Package Drawing Contact: packagedrawings@atmel.com	44A , 44-lead 10.0 x 10.0x1.0 mm Body, 0.80 mm Lead Pitch, Thin Profile Plastic Quad Flat Package (TQFP)	AIX	44A	D

18.2 44J — 44-lead PLCC



Notes: 1. This package conforms to JEDEC reference MS-018, Variation AC.

2. Dimensions D1 and E1 do not include mold protrusion. Allowable protrusion is .010"(0.254 mm) per side. Dimension D1 and E1 include mold mismatch and are measured at the extreme material condition at the upper or lower parting line.

3. Lead coplanarity is 0.004" (0.102 mm) maximum.


(
SYMBOL	MIN	NOM	MAX	NOTE
Α	4.191	_	4.572	
A1	2.286	_	3.048	
A2	0.508	_	_	
D	17.399	_	17.653	
D1	16.510	_	16.662	Note 2
E	17.399	_	17.653	
E1	16.510	_	16.662	Note 2
D2/E2	14.986	_	16.002	
В	0.660	_	0.813	
B1	0.330	_	0.533	
е		1.270 TYF)	

10/04/01

Atmel	TITLE	DRAWING NO.	REV.
Package Drawing Contact: packagedrawings@atmel.com	44J , 44-lead, Plastic J-leaded Chip Carrier (PLCC)	44J	В



18.3 84J — 84-lead PLCC




10/04/01

1.270 TYP

Atmel	TITLE	DRAWING NO.	REV.
Package Drawing Contact: packagedrawings@atmel.com	84J, 84-lead, Plastic J-leaded Chip Carrier (PLCC)	84J	В

е

18.4 100A — 100-lead TQFP



Bottom View

C 0°-7°

Side View

Notes: 1. This package conforms to JEDEC reference MS-026, Variation AED.

- Dimensions D1 and E1 do not include mold protrusion.
 Allowable protrusion is 0.25 mm per side. Dimensions D1 and E1 are maximum plastic body size dimensions including mold mismatch.
- 3. Lead coplanarity is 0.10 mm maximum.

COMMON DIMENSIONS (Unit of Measure = mm)

SYMBOL MIN NOM MAX NO A - - 1.20 A1 0.05 - 0.15 A2 0.95 1.00 1.05 D 16.00 BSC Note D1 14.00 BSC Note E 16.00 BSC Note E1 14.00 BSC Note b 0.17 0.22 0.27	
A1 0.05 - 0.15 A2 0.95 1.00 1.05 D 16.00 BSC Note E 16.00 BSC Note E1 14.00 BSC Note	TE
A2 0.95 1.00 1.05 D 16.00 BSC Note D1 14.00 BSC Note E 16.00 BSC Note E1 14.00 BSC Note	
D 16.00 BSC Note E 16.00 BSC Note E 14.00 BSC Note	
D1 14.00 BSC Note E 16.00 BSC E1 14.00 BSC Note	
E 16.00 BSC E1 14.00 BSC Note	
E1 14.00 BSC Note	e 2
h 0.17 0.22 0.27	e 2
0.22 0.27	
C 0.09 - 0.20	
L 0.45 0.60 0.75	
e 0.50 TYP	

09/26/11

Atmel

Package Drawing Contact: packagedrawings@atmel.com

TITLE

100A, 100-lead 14.0 x 14.0 x 1.0 mm Body, 0.50 mm Lead Pitch, Thin Profile Plastic Quad Flat Package (TQFP)

	09	9/2
GPC	DRAWING NO.	R

100A

NO. REV.



AAD