

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	R8C
Core Size	16-Bit
Speed	8MHz
Connectivity	LINbus, SIO, UART/USART
Peripherals	POR, PWM, Voltage Detect, WDT
Number of I/O	27
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	512 x 8
Voltage - Supply (Vcc/Vdd)	2.2V ~ 5.5V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-20°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	32-LQFP
Supplier Device Package	32-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f212g4snfp-u0

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



R8C/2G Group RENESAS MCU

REJ03B0223-0100 Rev.1.00 Apr 04, 2008

1. Overview

1.1 Features

The R8C/2G Group of single-chip MCUs incorporates the R8C/Tiny Series CPU core, employing sophisticated instructions for a high level of efficiency. With 1 Mbyte of address space, and it is capable of executing instructions at high speed. In addition, the CPU core boasts a multiplier for high-speed operation processing. Power consumption is low, and the supported operating modes allow additional power control. These MCUs also use an anti-noise configuration to reduce emissions of electromagnetic noise and are designed to withstand EMI. Integration of many peripheral functions, including multifunction timer and serial interface, reduces the number of system components.

1.1.1 Applications

Electric power meters, electronic household appliances, office equipment, audio equipment, consumer equipment, etc.

1.1.2 Specifications

Table 1.1 outlines the Specifications for R8C/2G Group.

R8C/2G Group 1. Overview

1.2 Product List

Table 1.2 lists Product List for R8C/2G Group, Figure 1.1 shows a Part Number, Memory Size, and Package of R8C/2G Group.

Table 1.2 Product List for R8C/2G Group

Current of Apr. 2008

Part No.	ROM Capacity	RAM Capacity	Package Type	Remarks
R5F212G4SNFP	16 Kbytes	512 bytes	PLQP0032GB-A	N version
R5F212G5SNFP	24 Kbytes	1 Kbytes	PLQP0032GB-A	
R5F212G6SNFP	32 Kbytes	1 Kbytes	PLQP0032GB-A	
R5F212G4SDFP	16 Kbytes	512 bytes	PLQP0032GB-A	D version
R5F212G5SDFP	24 Kbytes	1 Kbytes	PLQP0032GB-A	
R5F212G6SDFP	32 Kbytes	1 Kbytes	PLQP0032GB-A	




Figure 1.1 Part Number, Memory Size, and Package of R8C/2G Group

R8C/2G Group 1. Overview

1.5 Pin Functions

Table 1.4 lists Pin Functions.

Table 1.4 Pin Functions

Type	Symbol	I/O Type	Description
Power supply input	VCC, VSS	_	Apply 2.2 V to 5.5 V to the VCC pin. Apply 0 V to the VSS pin.
Reset input	RESET	I	Input "L" on this pin resets the MCU.
MODE	MODE	I	Connect this pin to VCC via a resistor.
XCIN clock input	XCIN	I	These pins are provided for XCIN clock generation circuit I/O. Connect a crystal oscillator between the XCIN and XCOUT
XCIN clock output	XCOUT	pins. ⁽¹⁾ To use an external clock, input it to the XCIN pin and leave the XCOUT pin open.	
INT interrupt input	INT0 to INT2, INT4	I	INT interrupt input pins
Key input interrupt	KI0 to KI3	I	Key input interrupt input pins
Timer RA	TRAIO	I/O	Timer RA I/O pin
	TRAO	0	Timer RA output pin
Timer RB	TRBO	0	Timer RB output pin
Timer RE	TREO	0	Divided clock output pin
Timer RF	TRFI	I	Timer RF input pin
	TRFO00 to TRFO02, TRFO10 to TRFO12	0	Timer RF output pins
Serial interface	CLK0, CLK2	I/O	Clock I/O pin
	RXD0, RXD2	I	Serial data input pin
	TXD0, TXD2	0	Serial data output pin
Comparator	VCMP1, VCMP2	I	Analog input pins to comparator
	CVREF	I	Reference voltage input pin to comparator
	VCOUT1, VCOUT2	0	Comparator output pins
I/O port	P0_4 to P0_7,	I/O	CMOS I/O ports. Each port has an I/O select direction
	P1_0 to P1_7, P3_0 to P3_7,		register, allowing each pin in the port to be directed for input or output individually.
	P4_3, P4_5,		Any port set to input can be set to use a pull-up resistor or not
	P6_0, P6_3 to P6_6		by a program.
Output port	P4_4	0	Output-only port

I: Input NOTE: O: Output

I/O: Input and output

TE:1. Refer to the oscillator manufacturer for oscillation characteristics.

2. Central Processing Unit (CPU)

Figure 2.1 shows the CPU Registers. The CPU contains 13 registers. R0, R1, R2, R3, A0, A1, and FB configure a register bank. There are two sets of register bank.




Figure 2.1 CPU Registers

2.8.7 Interrupt Enable Flag (I)

The I flag enables maskable interrupts.

Interrupt are disabled when the I flag is set to 0, and are enabled when the I flag is set to 1. The I flag is set to 0 when an interrupt request is acknowledged.

2.8.8 Stack Pointer Select Flag (U)

ISP is selected when the U flag is set to 0; USP is selected when the U flag is set to 1.

The U flag is set to 0 when a hardware interrupt request is acknowledged or the INT instruction of software interrupt numbers 0 to 31 is executed.

2.8.9 Processor Interrupt Priority Level (IPL)

IPL is 3 bits wide and assigns processor interrupt priority levels from level 0 to level 7. If a requested interrupt has higher priority than IPL, the interrupt is enabled.

2.8.10 Reserved Bit

If necessary, set to 0. When read, the content is undefined.



R8C/2G Group 3. Memory

3. Memory

Figure 3.1 is a Memory Map of R8C/2G Group. The R8C/2G group has 1 Mbyte of address space from addresses 00000h to FFFFFh.

The internal ROM is allocated lower addresses, beginning with address 0FFFFh. For example, a 16-Kbyte internal ROM area is allocated addresses 0C000h to 0FFFFh.

The fixed interrupt vector table is allocated addresses 0FFDCh to 0FFFFh. They store the starting address of each interrupt routine.

The internal RAM is allocated higher addresses beginning with address 00400h. For example, a 1-Kbyte internal RAM area is allocated addresses 00400h to 007FFh. The internal RAM is used not only for storing data but also for calling subroutines and as stacks when interrupt requests are acknowledged.

Special function registers (SFRs) are allocated addresses 00000h to 002FFh. The peripheral function control registers are allocated here. All addresses within the SFR, which have nothing allocated are reserved for future use and cannot be accessed by users.




Figure 3.1 Memory Map of R8C/2G Group

SFR Information (3)⁽¹⁾ Table 4.3

14510 4.5	of Killiothiation (5)		1
Address	Register	Symbol	After reset
0070h			
0071h			
0072h			
0073h			
0074h			
0075h			
0076h			
0077h			
0078h			
0079h			
007Ah			
007Bh			
007Ch			
007Dh			
007Eh			
007Fh			
0080h			
0081h			
0082h			
0083h			
0084h			
0085h			
0086h			
0087h			
0088h			
0089h			
008Ah			
008Bh			
008Ch			
008Dh			
008Eh			
008Fh			
0090h			
0090h			
0092h			
0092h			
0093h 0094h			
0094H			
0095h			
0097h			
0098h			
0099h			
009Ah			
009Bh		ļ	
009Ch			
009Dh		1	
009Eh			
009Fh			
00A0h	UART0 Transmit/Receive Mode Register	U0MR	00h
00A1h	UART0 Bit Rate Register	U0BRG	XXh
00A2h	UART0 Transmit Buffer Register	U0TB	XXh
00A3h			XXh
00A4h	UART0 Transmit/Receive Control Register 0	U0C0	00001000b
00A5h	UART0 Transmit/Receive Control Register 1	U0C1	00000010b
00A6h	UART0 Receive Buffer Register	U0RB	XXh
00A7h		<u> </u>	XXh
00A8h			
00A9h			
00AAh			
00ABh			
00ACh			
00ADh			
00AEh		†	
00AFh			
00/11/11		I	<u>l</u>

X: Undefined
NOTE:

1. The blank regions are reserved. Do not access locations in these regions.

SFR Information (5)⁽¹⁾ Table 4.5

Address	Register	Symbol	After reset
00F0h	Negistei	Symbol	Alter reset
00F1h			
00F2h			
00F3h			
00F4h			
00F5h			
00F6h	Pin Select Register 2	PINSR2	00h
00F7h	Pin Select Register 3	PINSR3	00h
00F7f1	Port Mode Register	PMR	00h
00F9h	External Input Enable Register	INTEN	00h
00F9fi 00FAh	INT Input Filter Select Register	INTEN	00h
00FBh	Key Input Enable Register	KIEN	00h
00FCh	Pull-Up Control Register 0	PUR0	00h
00FDh	Pull-Up Control Register 1	PUR1	00h
00FEh	Pull-Up Control Register 1	PURT	oon
00FFh	Times DA Control Devistor	TDACD	001-
0100h	Timer RA Control Register	TRACR	00h
0101h	Timer RA I/O Control Register	TRAIOC	00h
0102h	Timer RA Mode Register	TRAMR	00h
0103h	Timer RA Prescaler Register	TRAPRE	FFh
0104h	Timer RA Register	TRA	FFh
0105h	LIN Control Devictor	LINOS	Look
0106h	LIN Control Register	LINCR	00h
0107h	LIN Status Register	LINST	00h
0108h	Timer RB Control Register	TRBCR	00h
0109h	Timer RB One-Shot Control Register	TRBOCR	00h
010Ah	Timer RB I/O Control Register	TRBIOC	00h
010Bh	Timer RB Mode Register	TRBMR	00h
010Ch	Timer RB Prescaler Register	TRBPRE	FFh
010Dh	Timer RB Secondary Register	TRBSC	FFh
010Eh	Timer RB Primary Register	TRBPR	FFh
010Fh			
0110h			
0111h			
0112h			
0113h			
0114h			
0115h			
0116h			
0117h			
0118h	Timer RE Second Data Register / Counter Data Register	TRESEC	XXh
0119h	Timer RE Minute Data Register / Compare Data Register	TREMIN	XXh
011Ah	Timer RE Hour Data Register	TREHR	X0XXXXXXb
011Bh	Timer RE Day of Week Data Register	TREWK	X0000XXXb
011Ch	Timer RE Control Register 1	TRECR1	XXX0X0X0b
011Dh	Timer RE Control Register 2	TRECR2	00XXXXXXb
011Eh	Timer RE Count Source Select Register	TRECSR	00001000b
011Fh	Timer RE Real-Time Clock Precision Adjust Register	TREOPR	00h
0120h			
0121h			
0122h			
0123h			
0124h			
0125h			
0126h			
0127h			
0128h			
0129h			
012Ah			
012Bh			
012Ch			
012Dh			
012Eh			
012Fh			

X: Undefined NOTE:

1. The blank regions are reserved. Do not access locations in these regions.

SFR Information (7)⁽¹⁾ Table 4.7

Address	Register	Symbol	After reset
0170h			
0171h			
0172h			
0173h			
0174h			
0175h			
0176h			
0177h			
0178h			
0179h			
017Ah			
017Bh			
017Ch			
017Dh			
017Eh			
017Fh			
0180h			
0181h			
0181h			
0183h			
0184h			
0184h			
0186h			
0187h			
0187h			
0189h			
010911			
018Ah			
018Bh			
018Ch			
018Dh 018Eh			
018Fh			
0190h			
0191h			
0192h			
0193h			
0194h			
0195h			
0196h			
0197h			
0198h			
0199h			
019Ah			
019Bh			
019Ch			
019Dh			
019Eh			
019Fh			
01A0h			
01A1h			
01A2h			
01A3h			
01A4h			
01A5h			
01A6h			
01A7h			
01A8h			
01A9h			
01AAh			
01ABh			
01ACh			
01ADh			
01AEh			
01AFh			

X: Undefined
NOTE:

1. The blank regions are reserved. Do not access locations in these regions.

SFR Information (10)⁽¹⁾ **Table 4.10**

Address	Register	Symbol	After reset
0230h			
0231h			
0232h			
0233h			
0234h			
0235h		1	
0236h			
0237h			
0238h			
0239h			
023Ah			
023Bh			
023Ch		İ	
023Dh			
023Eh			
023Fh			
0240h			
024011			
0241h			
0242h			
0243h			
0244h			
0245h			
0246h			
0247h			
0248h			
0249h			
024Ah			
024AII			
024Bh			
024Ch			
024Dh			
024Eh			
024Fh			
0250h			
0251h		İ	
0252h			
0253h			
0254h		1	
0254H			
0255h			
0256h			
0257h			
0258h			
0259h			
025Ah			
025Bh			
025Ch			
025Dh			
025Eh			
025Eh			
025Fh			
0260h			
0261h			
0262h			
0263h			
0264h			
0265h			
0266h			
0267h			
0268h			
0269h			
026Ah			
026Bh			
026Ch			
026Dh			
026Eh			

X: Undefined
NOTE:

1. The blank regions are reserved. Do not access locations in these regions.

SFR Information (11)⁽¹⁾ **Table 4.11**

Address	Register	Symbol	After reset
0270h	Ÿ	·	
0271h			
0272h			
0273h			
0274h			
0275h			
0276h			
0277h			
0278h			
0279h			
027Ah			
027Bh			
027Ch			
027Dh			
027Eh			
027Fh			
0280h			
0281h			
0282h			
0283h			
0284h			
0285h			
0286h			
0287h			
0287h			
0289h			
028Ah			
028Bh			
028Ch			
028Dh			
028Eh 028Fh			
	Times DE Devistes	TDE	006
0290h	Timer RF Register	TRF	00h
0291h 0292h			00h
0293h 0294h			
0294fi 0295h			
0296h 0297h			
0298h 0299h	Times DE Control De vietes C	TDEODO	001-
	Timer RF Control Register 2	TRFCR2	00h
029Ah	Timer RF Control Register 0	TRFCR0	00h
029Bh	Timer RF Control Register 1 Capture and Compare 0 Register	TRFCR1 TRFM0	00h
029Ch	Capture and Compare o Register	IKFIVIU	0000h(2)
029Dh			FFFFh ⁽³⁾
029Eh	Compare 1 Register	TRFM1	FFh
029Fh			FFh
02A0h			
02A1h			
02A2h			
02A3h			
02A4h			
02A5h			
02A6h			
02A7h			
02A8h			
02A9h			
02AAh			
02ABh			
02ACh			
02ADh			
02AEh			
02AFh			

- X: Undefined
 NOTES:

 1. The blank regions are reserved. Do not access locations in these regions.
 2. After input capture mode.
 3. After output compare mode.

Table 5.4 Voltage Detection 0 Circuit Electrical Characteristics

Symbol	Parameter	Condition		71	Unit	
Syllibol	Falameter	Condition	Min.	Тур.	Max.	Ullit
Vdet0	Voltage detection level		2.2	2.3	2.4	V
_	Voltage detection circuit self power consumption	VCA25 = 1, Vcc = 5.0 V	-	0.9	-	μΑ
td(E-A)	Waiting time until voltage detection circuit operation starts ⁽²⁾		=	=	300	μ\$
Vccmin	MCU operating voltage minimum value		2.2	_	-	V

NOTES:

- 1. The measurement condition is Vcc = 2.2 to 5.5 V and Topr = -20 to $85^{\circ}C$ (N version) / -40 to $85^{\circ}C$ (D version).
- 2. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA25 bit in the VCA2 register to 0.

Table 5.5 Voltage Detection 1 Circuit Electrical Characteristics

Symbol	Parameter	Condition	Min. Typ. Max. 2.70 2.85 3.00	Unit		
Syllibol	Faranteter	Condition	Min.	Тур.	Max.	Offic
Vdet1	Voltage detection level ⁽⁴⁾		2.70	2.85	3.00	V
_	Voltage monitor 1 interrupt request generation time ⁽²⁾		_	40	_	μS
=	Voltage detection circuit self power consumption	VCA26 = 1, Vcc = 5.0 V	=	0.6	=	μΑ
td(E-A)	Waiting time until voltage detection circuit operation starts ⁽³⁾		-	_	100	μS

NOTES:

- 1. The measurement condition is Vcc = 2.2 to 5.5 V and $T_{opr} = -20$ to 85°C (N version) / -40 to 85°C (D version).
- 2. Time until the voltage monitor 1 interrupt request is generated after the voltage passes Vdet1.
- 3. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA26 bit in the VCA2 register to 0.
- 4. This parameter shows the voltage detection level when the power supply drops. The voltage detection level when the power supply rises is higher than the voltage detection level when the power supply drops by approximately 0.1 V.

Table 5.6 Voltage Detection 2 Circuit Electrical Characteristics

Symbol	Parameter	Condition	Standard	Unit		
Symbol	Farameter	Condition	Min.	Тур.	Max.	Offic
Vdet2	Voltage detection level		3.3	3.6	3.9	V
=	Voltage monitor 2 interrupt request generation time ⁽²⁾		-	40	-	μS
=	Voltage detection circuit self power consumption	VCA27 = 1, Vcc = 5.0 V	=	0.6	=	μΑ
td(E-A)	Waiting time until voltage detection circuit operation starts ⁽³⁾		=	=	100	μS

NOTES:

- 1. The measurement condition is Vcc = 2.2 to 5.5 V and Topr = -20 to 85°C (N version) / -40 to 85°C (D version).
- 2. Time until the voltage monitor 2 interrupt request is generated after the voltage passes Vdet2.
- 3. Necessary time until the voltage detection circuit operates after setting to 1 again after setting the VCA27 bit in the VCA2 register to 0.

Table 5.8 Comparator Electrical Characteristics

Symbol	Parameter	Condition	Standard			Unit
Symbol	Parameter	Condition	Min.	Тур.	Max.	Offic
Vref	Internal reference voltage	Vcc = 2.2 V to 5.5 V, Topr = 25°C	1.15	1.25	1.35	V
		Vcc = 2.2 V to 5.5 V, Topr = -40 to 85°C	_	1.25	-	V
Vcref	External input reference voltage	Vcc = 2.2 V to 4.0 V	0.5	-	Vcc - 1.1	V
		Vcc = 4.0 V to 5.5 V	0.5	=	Vcc - 1.5	
Vcin	External comparison voltage input range		-0.3	=	Vcc + 0.3	V
Vofs	Input offset voltage		-	20	120	mV
Tcrsp	Response time		-	4	_	μS

NOTE:

Table 5.9 High-speed On-Chip Oscillator Circuit Electrical Characteristics

Symbol	Parameter	Condition		Standard			
Symbol	Farameter	Condition	Min.	Тур.	Max.	- Unit	
fOCO-F	High-speed on-chip oscillator frequency temperature • supply voltage dependence	Vcc = 4.75 V to 5.25 V Topr = 0 to 60° C ⁽²⁾	7.76	8	8.24	MHz	
		Vcc = 2.7 V to 5.5 V $Topr = -20 \text{ to } 85^{\circ}C^{(2)}$	7.68	8	8.32	MHz	
		Vcc = 2.7 V to 5.5 V $Topr = -40 \text{ to } 85^{\circ}C^{(2)}$	7.44	8	8.32	MHz	
		Vcc = 2.2 V to 5.5 V $Topr = -20 \text{ to } 85^{\circ}C^{(3)}$	7.04	8	8.96	MHz	
		VCC = 2.2 V to 5.5 V $Topr = -40 \text{ to } 85^{\circ}C^{(3)}$	6.8	8	9.2	MHz	

NOTES:

- 1. The measurement condition is $T_{opr} = -20$ to $85^{\circ}C$ (N version) / -40 to $85^{\circ}C$ (D version), unless otherwise specified.
- 2. These standard values show when the HRA1 register is set to the value before shipment and the HRA2 register is set to 00h.
- 3. These standard values show when the correction value in the FRA6 register is written into the HRA1 register.

Table 5.10 Low-speed On-Chip Oscillator Circuit Electrical Characteristics

Symbol	Parameter	Condition		Standard			
Symbol	i didiffetei	Condition	Min.	Тур.	Max.	Unit	
fOCO-S	Low-speed on-chip oscillator frequency		30	125	250	kHz	
_	Oscillation stability time		_	10	100	μS	
_	Self power consumption at oscillation	VCC = 5.0 V, Topr = 25°C	_	15	_	μА	

NOTE:

1. Vcc = 2.2 to 5.5 V, Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.

Table 5.11 Power Supply Circuit Timing Characteristics

Symbol	Parameter	Condition -		Standard			
Symbol	Falametei			Тур.	Max.	Unit	
td(P-R)	Time for internal power supply stabilization during power-on ⁽²⁾		1	=	2000	μS	
td(R-S)	STOP exit time ⁽³⁾		ı	Ī	150	μS	

NOTES:

- 1. The measurement condition is Vcc = 2.2 to 5.5 V and $T_{opr} = 25$ °C.
- 2. Waiting time until the internal power supply generation circuit stabilizes during power-on.
- 3. Time until system clock supply starts after the interrupt is acknowledged to exit stop mode.



^{1.} The measurement condition is Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.

Electrical Characteristics (2) [Vcc = 5 V] **Table 5.13** (Topr = -20 to 85° C (N version) / -40 to 85° C (D version), unless otherwise specified.)

Symbol	Parameter		Condition	Standard			Unit
Symbol	Parameter		Condition	Min.	Тур.	Max.	UIII
lcc	Power supply current (Vcc = 3.3 to 5.5 V)	High-speed on-chip oscillator mode	High-speed on-chip oscillator on = 8 MHz Low-speed on-chip oscillator on = 125 kHz No division	_	5	8	mA
	Single-chip mode, output pins are open, other pins are Vss		High-speed on-chip oscillator on = 8 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	2	-	mA
3.131	other pins are vss	Low-speed on-chip oscillator mode	High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR47 = 1	_	130	300	μА
		Low-speed clock mode	High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (low drive) FMR47 = 1	-	130	300	μА
			High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (low drive) Program operation on RAM Flash memory off, FMSTP = 1	-	30	_	μА
		Wait mode	High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	25	75	μА
			High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	23	60	μА
			High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (high drive) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1 BGR trimming circuit disabled (BGRCR0 = 1)	-	4	-	μА
			High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (low drive) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1 BGR trimming circuit disabled (BGRCR0 = 1)	-	2.2	_	μА
			High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (high drive) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1 BGR trimming circuit enabled (BGRCR0 = 0)	-	8	-	μА
			High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (low drive) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1 BGR trimming circuit enabled (BGRCR0 = 0)	-	6	-	μА
		Stop mode	XCIN clock off, Topr = 25°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0 BGR trimming circuit disabled (BGRCR0 = 1)	-	0.8	3	μА
			XCIN clock off, Topr = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0 BGR trimming circuit disabled (BGRCR0 = 1)	-	1.2	-	μА
			XCIN clock off, Topr = 25°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0 BGR trimming circuit enabled (BGRCR0 = 0)	-	5	8	μА
			XCIN clock off, Topr = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0 BGR trimming circuit enabled (BGRCR0 = 0)	_	5.5	-	μА

Electrical Characteristics (4) [Vcc = 3 V] **Table 5.19** (Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)

C	Denessatas	O and disting		Standard			Unit
Symbol	Parameter		Condition	Min.	Тур.	Max.	Unit
lcc	Power supply current (Vcc = 2.7 to 3.3 V)	High-speed on-chip oscillator mode	High-speed on-chip oscillator on = 8 MHz Low-speed on-chip oscillator on = 125 kHz No division	-	5	_	mA
	Single-chip mode, output pins are open, other pins are Vss		High-speed on-chip oscillator on = 8 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	2	=	mA
	other pins are vas	Low-speed on-chip oscillator mode	High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR47 = 1	-	130	300	μА
		Low-speed clock mode	High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (low drive) FMR47 = 1	-	130	300	μА
			High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (low drive) Program operation on RAM Flash memory off, FMSTP = 1	-	30	_	μА
		Wait mode	High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	25	70	μА
			High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	23	55	μА
			High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (high drive) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1 BGR trimming circuit disabled (BGRCR0 = 1)	-	3.8	-	μА
			High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (low drive) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1 BGR trimming circuit disabled (BGRCR0 = 1)	_	2	_	μА
			High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (high drive) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1 BGR trimming circuit enabled (BGRCR0 = 0)	-	8	_	μА
			High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (low drive) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1 BGR trimming circuit enabled (BGRCR0 = 0)	-	6	-	μА
		Stop mode	XCIN clock off, Topr = 25°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0 BGR trimming circuit disabled (BGRCR0 = 1)	-	0.7	3	μА
			XCIN clock off, Topr = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0 BGR trimming circuit disabled (BGRCR0 = 1)	-	1.1	-	μА
			XCIN clock off, Topr = 25°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0 BGR trimming circuit enabled (BGRCR0 = 0)	-	5	7	μА
			XCIN clock off, Topr = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0 BGR trimming circuit enabled (BGRCR0 = 0)	-	5.5	-	μА

Table 5.22 Serial Interface

Symbol	Parameter	Stan	Unit	
	raianielei	Min.	Max.	Offic
tc(CK)	CLKi input cycle time	300	-	ns
tW(CKH)	CLKi input "H" width	150	-	ns
tW(CKL)	CLKi Input "L" width	150	-	ns
td(C-Q)	TXDi output delay time	-	80	ns
th(C-Q)	TXDi hold time	=	ns	
tsu(D-C)	RXDi input setup time 70 -			
th(C-D)	RXDi input hold time 90 -			ns

i = 0 or 2




Figure 5.9 Serial Interface Timing Diagram when Vcc = 3 V

Table 5.23 External Interrupt \overline{INTi} (i = 0, 1, 2, 4) Input

Symbol	Symbol Parameter -		Standard		
Symbol			Max.	Unit	
tw(INH)	ĪNTi input "H" width	380 ⁽¹⁾	-	ns	
tw(INL)	INTi input "L" width	380(2)	-	ns	

NOTES:

- 1. When selecting the digital filter by the INTi input filter select bit, use an INTi input HIGH width of either (1/digital filter clock frequency x 3) or the minimum value of standard, whichever is greater.
- 2. When selecting the digital filter by the INTi input filter select bit, use an INTi input LOW width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.




Figure 5.10 External Interrupt INTi Input Timing Diagram when Vcc = 3 V

Electrical Characteristics (5) [Vcc = 2.2 V] **Table 5.24**

Cumbal	Dor	amatar.	Condition	Standard			Unit
Symbol	Pai	ameter	Condition	Min.	Тур.	Max.	Unit
Vон	Output "H" voltage		Iон = −1 mA	Vcc - 0.5	-	Vcc	V
Vol	Output "L" voltage		IoL = 1 mA	-	-	0.5	V
VT+-VT-	Hysteresis	INT0, INT1, INT2, INT4, KI0, KI1, KI2, KI3, RXD0, RXD2, CLK0, CLK2		0.05	0.3	_	V
		RESET		0.05	0.15	_	V
lін	Input "H" current		VI = 2.2 V	-	-	4.0	μА
lı∟	Input "L" current		VI = 0 V	_	-	-4.0	μА
RPULLUP	Pull-up resistance		VI = 0 V	100	200	600	kΩ
RfXCIN	Feedback resistance	XCIN		_	35	_	ΜΩ
VRAM	RAM hold voltage		During stop mode	1.8	-	_	V

NOTE: 1. Vcc = 2.2 V at $T_{opr} = -20 \text{ to } 85^{\circ}\text{C}$ (N version) / $-40 \text{ to } 85^{\circ}\text{C}$ (D version), unless otherwise specified.

Electrical Characteristics (6) [Vcc = 2.2 V] **Table 5.25** (Topr = -20 to 85° C (N version) / -40 to 85° C (D version), unless otherwise specified.)

Symbol	Parameter	Condition		Standard			Unit
Symbol	ı arameter		Condition	Min.	Тур.	Max.	UIII
lcc	Power supply current (Vcc = 2.2 to 2.7 V)	High-speed on-chip oscillator mode	High-speed on-chip oscillator on = 4 MHz Low-speed on-chip oscillator on = 125 kHz No division	_	3.5	_	mA
	Single-chip mode, output pins are open, other pins are Vss		High-speed on-chip oscillator on = 4 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	1.5	-	mA
other pins are vs	other pins are vss	Low-speed on-chip oscillator mode	High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR47 = 1	-	100	230	μА
		Low-speed clock mode	High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (low drive) FMR47 = 1	-	100	230	μА
			High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (low drive) Program operation on RAM Flash memory off, FMSTP = 1	-	25	_	μА
		Wait mode	High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	=	22	60	μА
			High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	20	55	μА
			High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (high drive) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1 BGR trimming circuit disabled (BGRCR0 = 1)	-	3	-	μА
			High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (low drive) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1 BGR trimming circuit disabled (BGRCR0 = 1)	-	1.8	_	μА
			High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (high drive) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1 BGR trimming circuit enabled (BGRCR0 = 0)	-	7	-	μА
			High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (low drive) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1 BGR trimming circuit enabled (BGRCR0 = 0)	-	6	-	μА
		Stop mode	XCIN clock off, Topr = 25°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0 BGR trimming circuit disabled (BGRCR0 = 1)	-	0.7	3	μА
			XCIN clock off, Topr = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0 BGR trimming circuit disabled (BGRCR0 = 1)	-	1.1	-	μА
			XCIN clock off, Topr = 25°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0 BGR trimming circuit enabled (BGRCR0 = 0)	-	5	7	μА
			XCIN clock off, Topr = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0 BGR trimming circuit enabled (BGRCR0 = 0)	_	5.5	-	μА

Table 5.28 Serial Interface

Symbol	Parameter	Stan	Unit	
Symbol	Falametei		Max.	Offic
tc(CK)	CLKi input cycle time	800	-	ns
tW(CKH)	CLKi input "H" width	400	-	ns
tW(CKL)	CLKi input "L" width	400	-	ns
td(C-Q)	TXDi output delay time	-	200	ns
th(C-Q)	TXDi hold time	0	-	ns
tsu(D-C)	RXDi input setup time 150			ns
th(C-D)	RXDi input hold time	90	-	ns

i = 0 or 2




Figure 5.13 Serial Interface Timing Diagram when Vcc = 2.2 V

Table 5.29 External Interrupt \overline{INTi} (i = 0, 1, 2, 4) Input

Symbol	Parameter		Standard		
Symbol			Max.	Unit	
tW(INH)	ĪNTi input "H" width	1000(1)	-	ns	
tW(INL)	INTi input "L" width	1000(2)	1	ns	

NOTES:

- 1. When selecting the digital filter by the $\overline{\text{INTi}}$ input filter select bit, use an $\overline{\text{INTi}}$ input HIGH width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.
- 2. When selecting the digital filter by the INTi input filter select bit, use an INTi input LOW width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.




Figure 5.14 External Interrupt INTi Input Timing Diagram when Vcc = 2.2 V

Page 40 of 41

REVISION HISTORY

R8C/2G Group Datasheet

Rev.	Date		Description
Nev.	Date	Page	Summary
0.10	Jul 20, 2007	_	First Edition issued
0.20	Nov 12, 2007	2	Table 1.1 I/O Ports: "• Output-only: 1" added "• CMOS I/O ports: 28" → "• CMOS I/O ports: 27"
		4	Figure 1.2 revised
		5	Figure 1.3 revised
		6	Table 1.3 Pin Number: 4, 6, 20 revised
		7	Table 1.4 I/O port: "P4_3 to P4_5" \rightarrow "P4_3, P4_5" Output port added
		12	Table 4.1 0006h "01001000b" → "01011000b"
		16	Table 4.5 0118h to 011Dh: After reset revised 011Fh "Timer RE Real-Time Clock Precision Adjust Register" added
		24	Table 5.2 NOTE2 revised
1.00	Apr 04, 2008	All pages	"Under development" deleted
		2	Table 1.1 revised
		3	Table 1.2 "(D): Under development" deleted
		11	Figure 3.1 "Expanded area" deleted
		12	Table 4.1 "002Eh" "002Fh" revised
		13	Table 4.2 "003Eh" "003Fh" revised
		25	Table 5.3 revised Figure 5.2 deleted
		28	Table 5.8, Table 5.11 revised Table 5.9 revised, NOTE3 added
		30	Table 5.13 revised
		34	Table 5.19 revised
		38	Table 5.25 revised

All trademarks and registered trademarks are the property of their respective owners.