

Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	R8C
Core Size	16-Bit
Speed	8MHz
Connectivity	LINbus, SIO, UART/USART
Peripherals	POR, PWM, Voltage Detect, WDT
Number of I/O	27
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	512 x 8
/oltage - Supply (Vcc/Vdd)	2.2V ~ 5.5V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-20°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	32-LQFP
Supplier Device Package	32-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f212g4snfp-w4

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



R8C/2G Group RENESAS MCU

REJ03B0223-0100 Rev.1.00 Apr 04, 2008

## 1. Overview

## 1.1 Features

The R8C/2G Group of single-chip MCUs incorporates the R8C/Tiny Series CPU core, employing sophisticated instructions for a high level of efficiency. With 1 Mbyte of address space, and it is capable of executing instructions at high speed. In addition, the CPU core boasts a multiplier for high-speed operation processing. Power consumption is low, and the supported operating modes allow additional power control. These MCUs also use an anti-noise configuration to reduce emissions of electromagnetic noise and are designed to withstand EMI. Integration of many peripheral functions, including multifunction timer and serial interface, reduces the number of system components.

# 1.1.1 Applications

Electric power meters, electronic household appliances, office equipment, audio equipment, consumer equipment, etc.

# 1.1.2 Specifications

Table 1.1 outlines the Specifications for R8C/2G Group.

R8C/2G Group 1. Overview

Table 1.1 Specifications for R8C/2G Group

Table 1.1	Specifications to	•
Item	Function	Specification
CPU	Central processing	R8C/Tiny series core
	unit	Number of fundamental instructions: 89
		Minimum instruction execution time:
		125 ns (System clock = 8 MHz, VCC = 2.7 to 5.5 V)
		250 ns (System clock = 4 MHz, VCC = 2.2 to 5.5 V)
		<ul> <li>Multiplier: 16 bits x 16 bits → 32 bits</li> </ul>
		<ul> <li>Multiply-accumulate instruction: 16 bits x 16 bits + 32 bits → 32 bits</li> </ul>
		Operation mode: Single-chip mode (address space: 1 Mbyte)
Memory	ROM, RAM	Refer to Table 1.2 Product List for R8C/2G Group.
Power Supply	Voltage detection	Power-on reset
Voltage	circuit	Voltage detection 3
Detection		
Comparator	L	2 circuits (shared with voltage monitor 1 and voltage monitor 2)
'		External reference voltage input is available
I/O Ports		Output-only: 1
		CMOS I/O ports: 27, selectable pull-up resistor
Clock	Clock generation	2 circuits: On-chip oscillator (high-speed, low-speed)
	circuits	(high-speed on-chip oscillator has a frequency adjustment function),
	5 541.6	XCIN clock oscillation circuit (32 kHz)
		• Frequency divider circuit: Dividing selectable 1, 2, 4, 8, and 16
		• Low power consumption modes:
		Standard operating mode (low-speed clock, high-speed on-chip oscillator,
		low-speed on-chip oscillator), wait mode, stop mode
		Real-time clock (timer RE)
Interrupte		
Interrupts		External: 5 sources, Internal: 17 sources, Software: 4 sources     Priority levels, 7 levels
Watahdag Timor		Priority levels: 7 levels
Watchdog Timer		15 bits x 1 (with prescaler), reset start selectable
Timer	Timer RA	8 bits × 1 (with 8-bit prescaler)
		Timer mode (period timer), pulse output mode (output level inverted every
		period), event counter mode, pulse width measurement mode, pulse period
		measurement mode
	Timer RB	8 bits x 1 (with 8-bit prescaler)
		Timer mode (period timer), programmable waveform generation mode (PWM
		output), programmable one-shot generation mode, programmable wait one-
		shot generation mode
	Timer RE	8 bits x 1
		Real-time clock mode (count seconds, minutes, hours, days of week), output
		compare mode
	Timer RF	16 bits x 1 (with capture/compare register pin and compare register pin)
		Input capture mode, output compare mode
Serial	UART0, UART2	Clock synchronous serial I/O/UART x 2
Interface		
LIN Module		Hardware LIN: 1 (timer RA, UART0)
Flash Memory		<ul> <li>Programming and erasure voltage: VCC = 2.7 to 5.5 V</li> </ul>
		Programming and erasure endurance: 100 times
		Program security: ROM code protect, ID code check
		Debug functions: On-chip debug, on-board flash rewrite function
Operating Fred	quency/Supply	System clock = 8 MHz (VCC = 2.7 to 5.5 V)
Voltage		System clock = 4 MHz (VCC = 2.2 to 5.5 V)
Current consur	mption	5 mA (VCC = 5 V, system clock = 8 MHz)
	•	23 μA (VCC = 3 V, wait mode (low-speed on-chip oscillator on))
		0.7 μA (VCC = 3 V, stop mode, BGR trimming circuit disabled)
Operating Amb	pient Temperature	-20 to 85°C (N version)
		-40 to 85°C (D version) <sup>(1)</sup>
Package		32-pin LQFP
. achago		Package code: PLQP0032GB-A (previous code: 32P6U-A)
<u> </u>		1 achage code. 1 Eq. (003200-7 (previous code. 32700-7)

NOTE:

1. Specify the D version if D version functions are to be used.

R8C/2G Group 1. Overview

## 1.2 Product List

Table 1.2 lists Product List for R8C/2G Group, Figure 1.1 shows a Part Number, Memory Size, and Package of R8C/2G Group.

Table 1.2 Product List for R8C/2G Group

Current of Apr. 2008

Part No.	ROM Capacity	RAM Capacity	Package Type	Remarks
R5F212G4SNFP	16 Kbytes	512 bytes	PLQP0032GB-A	N version
R5F212G5SNFP	24 Kbytes	1 Kbytes	PLQP0032GB-A	
R5F212G6SNFP	32 Kbytes	1 Kbytes	PLQP0032GB-A	
R5F212G4SDFP	16 Kbytes	512 bytes	PLQP0032GB-A	D version
R5F212G5SDFP	24 Kbytes	1 Kbytes	PLQP0032GB-A	
R5F212G6SDFP	32 Kbytes	1 Kbytes	PLQP0032GB-A	




Figure 1.1 Part Number, Memory Size, and Package of R8C/2G Group

R8C/2G Group 1. Overview

# 1.3 Block Diagram

Figure 1.2 shows a Block Diagram.




Figure 1.2 Block Diagram

# 2.8.7 Interrupt Enable Flag (I)

The I flag enables maskable interrupts.

Interrupt are disabled when the I flag is set to 0, and are enabled when the I flag is set to 1. The I flag is set to 0 when an interrupt request is acknowledged.

# 2.8.8 Stack Pointer Select Flag (U)

ISP is selected when the U flag is set to 0; USP is selected when the U flag is set to 1.

The U flag is set to 0 when a hardware interrupt request is acknowledged or the INT instruction of software interrupt numbers 0 to 31 is executed.

# 2.8.9 Processor Interrupt Priority Level (IPL)

IPL is 3 bits wide and assigns processor interrupt priority levels from level 0 to level 7. If a requested interrupt has higher priority than IPL, the interrupt is enabled.

## 2.8.10 Reserved Bit

If necessary, set to 0. When read, the content is undefined.



SFR Information (3)<sup>(1)</sup> Table 4.3

Address	Register	Symbol	After reset
0070h	Register	Symbol	Alter reset
0070H			
007111 0072h			
0072h			
0074h			
0075h			
0076h			
0077h			
0078h			
0079h			
007Ah			
007Bh			
007Ch			
007Dh			
007Eh			
007Fh			
0080h			
0081h			
0082h			
0083h			
0084h			
0085h			
0086h			
0087h			
0088h			
0089h			
008Ah			
008Bh			
008Ch			
008Dh			
008Eh			
008Fh			
0090h			
0091h			
0092h			
0093h			
0094h			
0095h			
0096h			
0097h			
0098h			
0099h			
009Ah			
009Bh			
009Ch			
009Dh			
009Eh			
009Fh			
00A0h	UART0 Transmit/Receive Mode Register	U0MR	00h
00A1h	UARTO Bit Rate Register	U0BRG	XXh
00A2h	UART0 Transmit Buffer Register	U0TB	XXh
00A3h	Ĭ		XXh
00A4h	UART0 Transmit/Receive Control Register 0	U0C0	00001000b
00A5h	UART0 Transmit/Receive Control Register 1	U0C1	00000010b
00A6h	UART0 Receive Buffer Register	U0RB	XXh
00A7h			XXh
00A8h			
00A9h			
00A9H			
00AAII 00ABh			
00ABII			
00ACh 00ADh			
00ADh			
00AEII			
UUAFII		l	<u> </u>

X: Undefined NOTE:

1. The blank regions are reserved. Do not access locations in these regions.

SFR Information (7)<sup>(1)</sup> Table 4.7

0170h 0171h 0172h 0173h 0173h 0174h 0175h 0176h 0177h 0178h 01778h 0178h 0179h 017Ah 017Bh 017Ch 017Dh 017Eh 018h 018h 018h 018h 018h 0188h 018h 01	After reset
0171h 0172h 0173h 0174h 0175h 0176h 0176h 0177h 0178h 0179h 0178h 017Ph 017Bh 017Ch 017Ch 017Fh 017Fh 018h 018h 018h 018h 018h 018h 018h 018	
0172h 0173h 0174h 0175h 0176h 0177h 0178h 0178h 0179h 017Ah 017Bh 017Ch 017Dh 017Eh 017Fh 0180h 0181h 0182h 0183h 0184h 0188h	
0173h 0174h 0175h 0176h 0177h 0178h 0178h 0179h 017Ah 017Bh 017Ch 017Dh 017Fh 017Fh 0180h 0181h 0182h 0183h 0184h 0185h 0186h 0186h 0186h 0186h 0187h 0188h	
0174h 0175h 0176h 0177h 0178h 0178h 0178h 0178h 017Ah 017Bh 017Ch 017Dh 017Eh 018bh 018bh 018th 0188h	
0175h         0176h           0177h         0178h           0179h         017Ah           017Bh         017Bh           017Ch         017Dh           017Eh         017Fh           0180h         0181h           0182h         0183h           0184h         0185h           0186h         0187h           0188h         0189h           0188h         0188h	
0176h       0177h         0178h       0179h         017Ah       017Bh         017Ch       017Ch         017Dh       017Eh         017Fh       0180h         0182h       0183h         0185h       0186h         0187h       0188h         0188h       0189h         0188h       0188h         0188h       0188h	
0177h 0178h 0179h 017Ah 017Ah 017Bh 017Ch 017Ch 017Dh 017Fh 0180h 0181h 0182h 0183h 0183h 0184h 0188h	
0178h 0179h 017Ah 017Bh 017Ch 017Ch 017Dh 017Fh 017Fh 0180h 0181h 0182h 0183h 0183h 0184h 0185h 0186h 0188h 0188h 0188h 0188h 0188h 0188h 0188h 0189h 0188h	
0179h       017Ah         017Bh       017Ch         017Ch       017Dh         017Eh       017Fh         0180h       0181h         0182h       0183h         0184h       0185h         0186h       0187h         0187h       0188h         0189h       0189h         018Bh       018Ch         018Ch       018Dh         018Eh       018Eh	
017Ah         017Bh         017Ch         017Dh         017Eh         017Fh         0180h         0181h         0182h         0183h         0184h         0185h         0186h         0187h         0188h         0189h         018Ah         018Bh         018Ch         018Dh         018Eh	
017Bh         017Ch         017Dh         017Eh         017Fh         0180h         0181h         0182h         0183h         0184h         0186h         0187h         0188h         0189h         018Bh         018Ch         018Dh         018Eh	
017Ch 017Dh 017Eh 017Fh 0180h 0181h 0182h 0183h 0184h 0185h 0186h 0187h 0188h 0188h 0188h 0188h 0189h 0189h 018Ah 018Bh 018Bh 018Ch 018Dh 018Eh	
017Dh 017Eh 017Fh 0180h 0181h 0182h 0183h 0184h 0185h 0186h 0186h 0187h 0188h 0188h 0188h 0189h 0180h 0180h 0180h 0180h 0180h 0181h 0181h 0181h 0181h 0181h 0181h 0181h 0181h	
017Eh 017Fh 0180h 0181h 0182h 0183h 0184h 0185h 0186h 0186h 0187h 0188h 0188h 0189h 0189h 018Ah 018Bh 018Bh 018Bh 018Ch 018Dh 018Eh	
017Fh         0180h         0181h         0182h         0183h         0184h         0185h         0187h         0187h         0188h         0189h         018Ah         018Bh         018Ch         018Dh         018Eh	
0180h       0181h         0182h       0183h         0184h       0185h         0186h       0187h         0188h       0189h         018Ah       018Bh         018Bh       018Ch         018Dh       018Eh         018Eh       018Eh	
0181h       0182h       0183h       0184h       0185h       0186h       0187h       0188h       0189h       018Ah       018Bh       018Ch       018Dh       018Eh	
0182h         0183h         0184h         0185h         0186h         0187h         0188h         0189h         018Ah         018Bh         018Ch         018Dh         018Eh	
0183h 0184h 0185h 0186h 0187h 0188h 0189h 0189h 018Ah 018Bh 018Bh 018Bh 018Ch 018Dh 018Eh	
0184h 0185h 0186h 0187h 0188h 0189h 0189h 018Ah 018Bh 018Bh 018Ch 018Dh 018Eh	
0185h 0186h 0187h 0188h 0189h 018Ah 018Bh 018Ch 018Dh 018Eh	
0186h 0187h 0188h 0189h 018Ah 018Bh 018Ch 018Dh 018Eh	
0187h 0188h 0189h 018Ah 018Bh 018Ch 018Dh 018Eh	
0188h 0189h 018Ah 018Bh 018Ch 018Dh 018Eh	
0189h 018Ah 018Bh 018Ch 018Bh 018Eh	
018Ah 018Bh 018Ch 018Dh 018Eh	
018Bh	
018Ch	
018Dh 018Eh	
018Eh	
018Eh	
019Eh	
018Fh	
0190h	
0191h	
0192h	
0193h	
0194h	
0195h	
0196h	
0197h	
0198h	
0199h	
019Ah	
019Bh	
019Ch	
019Dh	
019Eh	
019Fh	
01A0h	-
01A1h	
01A1h	
01A3h	
01A4h	
01A5h	
01A6h	
01A7h	
01A8h	
01A9h	
01AAh	
01ABh	
01ACh	
01ADh	
01AEh	
01AFh	

X: Undefined
NOTE:

1. The blank regions are reserved. Do not access locations in these regions.

SFR Information (11)<sup>(1)</sup> **Table 4.11** 

Address	Register	Symbol	After reset
0270h	Register	Symbol	Aitei reset
0270h			
0271h			
0272h			
0273fi 0274h			
0275h			
0276h			
0277h			
0278h			
0279h			
027Ah			
027Bh			
027Ch			
027Dh			
027Eh			
027Fh			
0280h			
0281h			
0282h			
0283h			
0284h			
0285h			
0286h			
0287h			
0288h			
0289h			
028Ah			
028Bh			
028Ch			
028Dh			
028Eh			
028Fh			
0290h	Timer RF Register	TRF	00h
0291h			00h
0292h			
0293h			
0294h			
0295h			
0296h			
0297h			
0298h			
0299h	Timer RF Control Register 2	TRFCR2	00h
029Ah	Timer RF Control Register 0	TRFCR0	00h
029Bh	Timer RF Control Register 1	TRFCR1	00h
029Ch	Capture and Compare 0 Register	TRFM0	0000h <sup>(2)</sup>
029Dh			FFFFh <sup>(3)</sup>
029Eh	Compare 1 Register	TRFM1	FFh
029Fh	· · · · · · · · · · · · · · · · · · ·		FFh
02A0h			
02A1h			
02A2h			
02A3h			
02A4h			
UZ/1411			
02A5h			
02A5h 02A6h			
02A5h 02A6h 02A7h			
02A5h 02A6h 02A7h 02A8h			
02A5h 02A6h 02A7h 02A8h 02A9h			
02A5h 02A6h 02A7h 02A8h 02A9h 02AAh			
02A5h 02A6h 02A7h 02A8h 02A9h 02AAh 02ABh			
02A5h 02A6h 02A7h 02A8h 02A9h 02AAh 02ABh 02ACh			
02A5h 02A6h 02A7h 02A8h 02A9h 02AAh 02AAh 02ABh 02ACh			
02A5h 02A6h 02A7h 02A8h 02A9h 02AAh 02ABh 02ACh			

- X: Undefined
  NOTES:

  1. The blank regions are reserved. Do not access locations in these regions.
  2. After input capture mode.
  3. After output compare mode.

# 5. Electrical Characteristics

Table 5.1 Absolute Maximum Ratings

Symbol	Parameter	Condition	Rated Value	Unit
Vcc	Supply voltage		-0.3 to 6.5	V
Vı	Input voltage		-0.3 to Vcc + 0.3	V
Vo	Output voltage		-0.3 to Vcc + 0.3	V
Pd	Power dissipation	Topr = 25°C	500	mW
Topr	Operating ambient temperature		-20 to 85 (N version) / -40 to 85 (D version)	°C
Tstg	Storage temperature		-65 to 150	°C

**Table 5.2** Recommended Operating Conditions

Symbol	Param	otor	Conditions		Standard		Unit
Symbol	Param	leter	Conditions	Min.	Тур.	Max.	Unit
Vcc	Supply voltage			2.2	=	5.5	V
Vss	Supply voltage			-	0	-	V
VIH	Input "H" voltage			0.8 Vcc	-	Vcc	V
VIL	Input "L" voltage			0	-	0.2 Vcc	V
IOH(sum)	Peak sum output "H" current	Sum of all pins IOH(peak)		_	_	-160	mA
IOH(sum)	Average sum output "H" current	Sum of all pins IOH(avg)		=	=	-80	mA
IOH(peak)	Peak output "H" current	All pins		-	-	-10	mA
IOH(avg)	Average output "H" current	All pins		_	_	-5	mA
IOL(sum)	Peak sum output "L" currents	Sum of all pins IOL(peak)		=	=	160	mA
IOL(sum)	Average sum output "L" currents	Sum of all pins IOL(avg)		=	-	80	mA
IOL(peak)	Peak output "L" currents	All pins		-	-	10	mA
IOL(avg)	Average output "L" current	All pins		_	-	5	mA
f(XCIN)	XCIN clock input oscillation	frequency	2.2 V ≤ Vcc ≤ 5.5 V	0	-	70	kHz
_	System clock	OCD2 = 0 XCIN clock selected	2.2 V ≤ Vcc ≤ 5.5 V	0	_	70	kHz
		OCD2 = 1 On-chip oscillator clock selected	HRA01 = 0 Low-speed on-chip oscillator selected	-	125	-	kHz
			HRA01 = 1 High-speed on-chip oscillator selected 2.7 V ≤ Vcc ≤ 5.5 V	_	-	8	MHz
			HRA01 = 1 High-speed on-chip oscillator selected 2.2 V ≤ Vcc ≤ 5.5 V	=	-	4	MHz

- 1. Vcc = 2.2 to 5.5 V at  $T_{opr} = -20$  to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.
- 2. The average output current indicates the average value of current measured during 100 ms.




Figure 5.1 Ports P0, P1, P3, P4, and P6 Timing Measurement Circuit

Table 5.3 Flash Memory (Program ROM) Electrical Characteristics

Symbol	Parameter	Conditions		Unit		
Symbol	Farameter	Conditions	Min.	Тур.	Max.	Offic
=	Program/erase endurance <sup>(2)</sup>		100 <sup>(3)</sup>	_	_	times
=	Byte program time		-	50	400	μS
_	Block erase time		-	0.4	9	S
_	Program, erase voltage		2.7	-	5.5	V
_	Read voltage		2.2	-	5.5	V
=	Program, erase temperature		0	_	60	°C
_	Data hold time <sup>(7)</sup>	Ambient temperature = 55°C	20	_	-	year

### NOTES:

- 1. Vcc = 2.7 to 5.5 V at Topr = 0 to 60°C, unless otherwise specified.
- 2. Definition of programming/erasure endurance
  - The programming and erasure endurance is defined on a per-block basis.
    - If the programming and erasure endurance is n (n = 100 or 10,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.
    - However, the same address must not be programmed more than once per erase operation (overwriting prohibited).
- 3. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).
- 4. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. It is also advisable to retain data on the erase count of each block and limit the number of erase operations to a certain number.
- 5. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.
- 6. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
- 7. The data hold time includes time that the power supply is off or the clock is not supplied.

Page 25 of 41

Table 5.4 Voltage Detection 0 Circuit Electrical Characteristics

Symbol	Parameter	Condition	Standard			Unit
Symbol	Farameter	Condition	Min.	Тур.	Max.	Offic
Vdet0	Voltage detection level		2.2	2.3	2.4	V
=	Voltage detection circuit self power consumption	VCA25 = 1, Vcc = 5.0 V	_	0.9	-	μΑ
td(E-A)	Waiting time until voltage detection circuit operation starts <sup>(2)</sup>		-	=	300	μS
Vccmin	MCU operating voltage minimum value		2.2	_	_	V

### NOTES:

- 1. The measurement condition is Vcc = 2.2 to 5.5 V and Topr = -20 to  $85^{\circ}C$  (N version) / -40 to  $85^{\circ}C$  (D version).
- 2. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA25 bit in the VCA2 register to 0.

Table 5.5 Voltage Detection 1 Circuit Electrical Characteristics

Symbol	Parameter	Condition	Standard			Unit
Syllibol	Faranteter	Condition	Min.	Тур.	Max.	Offic
Vdet1	Voltage detection level <sup>(4)</sup>		2.70	2.85	3.00	V
_	Voltage monitor 1 interrupt request generation time <sup>(2)</sup>		_	40	_	μS
=	Voltage detection circuit self power consumption	VCA26 = 1, Vcc = 5.0 V	=	0.6	=	μΑ
td(E-A)	Waiting time until voltage detection circuit operation starts <sup>(3)</sup>		-	_	100	μS

### NOTES:

- 1. The measurement condition is Vcc = 2.2 to 5.5 V and  $T_{opr} = -20$  to 85°C (N version) / -40 to 85°C (D version).
- 2. Time until the voltage monitor 1 interrupt request is generated after the voltage passes Vdet1.
- 3. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA26 bit in the VCA2 register to 0.
- 4. This parameter shows the voltage detection level when the power supply drops. The voltage detection level when the power supply rises is higher than the voltage detection level when the power supply drops by approximately 0.1 V.

Table 5.6 Voltage Detection 2 Circuit Electrical Characteristics

Symbol	Parameter	Condition	Standard			Unit
Symbol	Farameter	Condition	Min.	Тур.	Max.	Offic
Vdet2	Voltage detection level		3.3	3.6	3.9	V
_	Voltage monitor 2 interrupt request generation time <sup>(2)</sup>		_	40	_	μS
_	Voltage detection circuit self power consumption	VCA27 = 1, Vcc = 5.0 V	-	0.6	_	μΑ
td(E-A)	Waiting time until voltage detection circuit operation starts <sup>(3)</sup>		=	=	100	μS


- 1. The measurement condition is Vcc = 2.2 to 5.5 V and Topr = -20 to 85°C (N version) / -40 to 85°C (D version).
- 2. Time until the voltage monitor 2 interrupt request is generated after the voltage passes Vdet2.
- 3. Necessary time until the voltage detection circuit operates after setting to 1 again after setting the VCA27 bit in the VCA2 register to 0.

Table 5.7 Power-on Reset Circuit, Voltage Monitor 0 Reset Electrical Characteristics(3)

Symbol	Parameter	Condition	Standard			Unit
		Condition	Min.	Тур.	Max.	Offic
Vpor1	Power-on reset valid voltage <sup>(4)</sup>		_	_	0.1	V
Vpor2	Power-on reset or voltage monitor 0 reset valid voltage		0	_	Vdet0	V
trth	External power Vcc rise gradient(2)		20	_	-	mV/msec

### NOTES:

- 1. The measurement condition is Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.
- 2. This condition (external power Vcc rise gradient) does not apply if Vcc ≥ 1.0 V.
- 3. To use the power-on reset function, enable voltage monitor 0 reset by setting the LVD0ON bit in the OFS register to 0, the VW0C0 and VW0C6 bits in the VW0C register to 1 respectively, and the VCA25 bit in the VCA2 register to 1.
- 4. tw(por1) indicates the duration the external power Vcc must be held below the effective voltage (Vpor1) to enable a power on reset. When turning on the power for the first time, maintain tw(por1) for 30 s or more if  $-20^{\circ}C \le T_{opr} \le 85^{\circ}C$ , maintain tw(por1) for 3,000 s or more if  $-40^{\circ}C \le T_{opr} < -20^{\circ}C$ .



- 1. When using the voltage monitor 0 digital filter, ensure that the voltage is within the MCU operation voltage range (2.2 V or above) during the sampling time.
- 2. The sampling clock can be selected. Refer to **6. Voltage Detection Circuit** of Hardware Manual for details.
- 3. Vdeto indicates the voltage detection level of the voltage detection 0 circuit. Refer to 6. Voltage Detection Circuit of Hardware Manual for details.

Figure 5.2 Reset Circuit Electrical Characteristics

Table 5.8 Comparator Electrical Characteristics

Symbol	Parameter	Condition		Unit		
Symbol	Faiailletei	Condition	Min.	Тур.	Max.	Offic
Vref	Internal reference voltage	Vcc = 2.2 V to 5.5 V, Topr = 25°C	1.15	1.25	1.35	V
		Vcc = 2.2 V to 5.5 V, Topr = -40 to 85°C	_	1.25	_	V
Vcref	External input reference voltage	Vcc = 2.2 V to 4.0 V	0.5	=	Vcc - 1.1	V
		Vcc = 4.0 V to 5.5 V	0.5	=	Vcc - 1.5	
Vcin	External comparison voltage input range		-0.3	-	Vcc + 0.3	V
Vofs	Input offset voltage		-	20	120	mV
Tcrsp	Response time		_	4	-	μS

### NOTE:

Table 5.9 High-speed On-Chip Oscillator Circuit Electrical Characteristics

Symbol	Parameter	Condition		Standard		
Symbol		Condition	Min.	Тур.	Max.	- Unit
fOCO-F	High-speed on-chip oscillator frequency temperature • supply voltage dependence	Vcc = 4.75 V to 5.25 V Topr = 0 to $60^{\circ}$ C <sup>(2)</sup>	7.76	8	8.24	MHz
		Vcc = 2.7  V to  5.5  V $Topr = -20 \text{ to } 85^{\circ}C^{(2)}$	7.68	8	8.32	MHz
		Vcc = 2.7  V to  5.5  V $Topr = -40 \text{ to } 85^{\circ}C^{(2)}$	7.44	8	8.32	MHz
		Vcc = 2.2  V to  5.5  V $Topr = -20 \text{ to } 85^{\circ}C^{(3)}$	7.04	8	8.96	MHz
		VCC = 2.2  V to  5.5  V $Topr = -40 \text{ to } 85^{\circ}C^{(3)}$	6.8	8	9.2	MHz

### NOTES:

- 1. The measurement condition is  $T_{opr} = -20$  to  $85^{\circ}C$  (N version) / -40 to  $85^{\circ}C$  (D version), unless otherwise specified.
- 2. These standard values show when the HRA1 register is set to the value before shipment and the HRA2 register is set to 00h.
- 3. These standard values show when the correction value in the FRA6 register is written into the HRA1 register.

Table 5.10 Low-speed On-Chip Oscillator Circuit Electrical Characteristics

Symbol	Parameter	Condition -		Unit		
			Min.	Тур.	Max.	Offic
fOCO-S	Low-speed on-chip oscillator frequency		30	125	250	kHz
_	Oscillation stability time		-	10	100	μS
-	Self power consumption at oscillation	VCC = 5.0 V, Topr = 25°C	_	15	-	μΑ

### NOTE:

1. Vcc = 2.2 to 5.5 V, Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.

**Table 5.11 Power Supply Circuit Timing Characteristics** 

Symbol	Parameter	Condition -		Unit		
			Min.	Тур.	Max.	Offit
td(P-R)	Time for internal power supply stabilization during power-on <sup>(2)</sup>		1	=	2000	μS
td(R-S)	STOP exit time <sup>(3)</sup>		ı	-	150	μS

- 1. The measurement condition is Vcc = 2.2 to 5.5 V and  $T_{opr} = 25$ °C.
- 2. Waiting time until the internal power supply generation circuit stabilizes during power-on.
- 3. Time until system clock supply starts after the interrupt is acknowledged to exit stop mode.



<sup>1.</sup> The measurement condition is Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.

Electrical Characteristics (2) [Vcc = 5 V] **Table 5.13** (Topr = -20 to  $85^{\circ}$ C (N version) / -40 to  $85^{\circ}$ C (D version), unless otherwise specified.)

Symbol	Parameter		Condition	,	Standar	d	Unit
Symbol	raiaiiielei		Condition	Min.	Тур.	Max.	UIII
lcc	Power supply current (Vcc = 3.3 to 5.5 V)	High-speed on-chip oscillator mode	High-speed on-chip oscillator on = 8 MHz Low-speed on-chip oscillator on = 125 kHz No division	_	5	8	mA
	Single-chip mode, output pins are open, other pins are Vss		High-speed on-chip oscillator on = 8 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	2	-	mA
	other pins are vss	Low-speed on-chip oscillator mode	High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR47 = 1	_	130	300	μА
		Low-speed clock mode	High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (low drive) FMR47 = 1	-	130	300	μА
			High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (low drive) Program operation on RAM Flash memory off, FMSTP = 1	-	30	_	μА
		Wait mode	High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	25	75	μА
			High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	23	60	μА
			High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (high drive) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1 BGR trimming circuit disabled (BGRCR0 = 1)	-	4	_	μА
			High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (low drive) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1 BGR trimming circuit disabled (BGRCR0 = 1)	-	2.2	_	μА
			High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (high drive) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1 BGR trimming circuit enabled (BGRCR0 = 0)	-	8	-	μА
			High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (low drive) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1 BGR trimming circuit enabled (BGRCR0 = 0)	-	6	-	μА
		Stop mode	XCIN clock off, Topr = 25°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0 BGR trimming circuit disabled (BGRCR0 = 1)	-	0.8	3	μА
			XCIN clock off, Topr = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0 BGR trimming circuit disabled (BGRCR0 = 1)	-	1.2	-	μА
			XCIN clock off, Topr = 25°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0 BGR trimming circuit enabled (BGRCR0 = 0)	-	5	8	μА
			XCIN clock off, Topr = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0 BGR trimming circuit enabled (BGRCR0 = 0)	_	5.5	-	μА

# **Timing Requirements**

(Unless Otherwise Specified: Vcc = 5 V, Vss = 0 V at Topr = 25°C) [Vcc = 5 V]

Table 5.14 XCIN Input

Symbol	Parameter	Stan	Unit	
		Min.	Max.	Offic
tc(XCIN)	XCIN input cycle time	14	-	μS
twh(xcin)	XCIN input "H" width	7	-	μS
twl(xcin)	XCIN input "L" width	7	_	μS




Figure 5.3 XCIN Input Timing Diagram when Vcc = 5 V

Table 5.15 TRAIO Input

Symbol	Parameter	Standard		Unit
	raidilletei	Min.	Max.	Offic
tc(TRAIO)	TRAIO input cycle time	100	=	ns
twh(traio)	TRAIO input "H" width	40	=	ns
tWL(TRAIO)	TRAIO input "L" width	40	-	ns




Figure 5.4 TRAIO Input Timing Diagram when Vcc = 5 V

Table 5.16 Serial Interface

Symbol	Parameter	Stan	Unit	
	Farameter	Min.	Max.	Offic
tc(CK)	CLKi input cycle time	200	-	ns
tW(CKH)	CLKi input "H" width	100	-	ns
tW(CKL)	CLKi input "L" width	100	-	ns
td(C-Q)	TXDi output delay time	-	50	ns
th(C-Q)	TXDi hold time	0	-	ns
tsu(D-C)	RXDi input setup time	50	=	ns
th(C-D)	RXDi input hold time	90	-	ns

i = 0 or 2




Figure 5.5 Serial Interface Timing Diagram when Vcc = 5 V

Table 5.17 External Interrupt  $\overline{INTi}$  (i = 0, 1, 2, 4) Input

Symbol	Parameter	Stan	dard	Unit
	Falanielei	Min.	Max.	Offic
tW(INH)	ĪNTi input "H" width	250 <sup>(1)</sup>	-	ns
tW(INL)	INTi input "L" width	250 <sup>(2)</sup>	-	ns

- 1. When selecting the digital filter by the  $\overline{\text{INTi}}$  input filter select bit, use an  $\overline{\text{INTi}}$  input HIGH width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.
- 2. When selecting the digital filter by the INTi input filter select bit, use an INTi input LOW width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.




Figure 5.6 External Interrupt INTi Input Timing Diagram when Vcc = 5 V

## **Timing requirements**

(Unless Otherwise Specified: Vcc = 3 V, Vss = 0 V at Topr = 25°C) [Vcc = 3 V]

# Table 5.20 XCIN Input

Symbol	Parameter	Standard		Unit
	Falameter	Min.	Max.	Unit
tc(XCIN)	XCIN input cycle time	14	=	μS
twh(xcin)	XCIN input "H" width	7	-	μS
twl(xcin)	XCIN input "L" width	7	-	μS




Figure 5.7 XCIN Input Timing Diagram when Vcc = 3 V

Table 5.21 TRAIO Input

Symbol	Parameter	Stan	Unit	
	Falanielei	Min.	Max.	Offic
tc(TRAIO)	TRAIO input cycle time	300	-	ns
twh(traio)	TRAIO input "H" width	120	-	ns
tWL(TRAIO)	TRAIO input "L" width	120	-	ns




Figure 5.8 TRAIO Input Timing Diagram when Vcc = 3 V

Electrical Characteristics (5) [Vcc = 2.2 V] **Table 5.24** 


Symbol	Parameter		Condition	Standard			1.1:4
			Condition	Min.	Тур.	Max.	Unit
Vон	Output "H" voltage		Iон = −1 mA	Vcc - 0.5		Vcc	V
Vol	Output "L" voltage		IoL = 1 mA	_	_	0.5	V
VT+-VT-	Hysteresis	INT0, INT1, INT2, INT4,   KI0, KI1, KI2, KI3,   RXD0, RXD2,   CLK0, CLK2		0.05	0.3	-	V
		RESET		0.05	0.15	-	V
lін	Input "H" current		VI = 2.2 V	_	_	4.0	μΑ
lıL	Input "L" current		VI = 0 V	_	-	-4.0	μΑ
RPULLUP	Pull-up resistance		VI = 0 V	100	200	600	kΩ
RfXCIN	Feedback resistance	XCIN		-	35	-	MΩ
VRAM	RAM hold voltage		During stop mode	1.8	-	_	V

NOTE: 1. Vcc = 2.2 V at  $T_{opr} = -20 \text{ to } 85^{\circ}\text{C}$  (N version) /  $-40 \text{ to } 85^{\circ}\text{C}$  (D version), unless otherwise specified.

R8C/2G Group Package Dimensions

# **Package Dimensions**

Diagrams showing the latest package dimensions and mounting information are available in the "Packages" section of the Renesas Technology website.



Renesas Technology Corp. sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

- Renesas lechnology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan Notes:

  1. This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for their use. Renesas neither makes warrantes or representations with respect to the accuracy or completeness of the information in this document nor grants any license to any intellectual property girbs to any other rights of representations with respect to the information in this document in this document of the purpose of the responsibility of the use of any information in this document, including, but not limited to, product data, diagrams, charts, programs, algorithms, and application circuit examples.

  3. You should not use the products of the technology described in this document for the purpose of military use. When exporting the products or technology described herein, you should follow the applicable export control laws and regulations, and procedures required by such laws and regulations, and procedures required to change without any plan positions, and representations of the disclosed by Renesas such as that disclosed through our website, (http://www.renesas.com)

  3. Renesas has as used reasonable care in compling the information included in this document, but requires as suitable to the procedure of the procedure of



## **RENESAS SALES OFFICES**

http://www.renesas.com

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

## Renesas Technology America, Inc.

450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.
Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology (Shanghai) Co., Ltd.
Unit 204, 205, AZIACenter, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120 Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7858/7898

Renesas Technology Hong Kong Ltd.
7th Floor, North Tower, World Finance Centre, Harbour City, Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2377-3473

**Renesas Technology Taiwan Co., Ltd.** 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 3518-3399

Renesas Technology Singapore Pte. Ltd.
1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001

Renesas Technology Korea Co., Ltd. Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145

Renesas Technology Malaysia Sdn. Bhd
Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: <603> 7955-9390, Fax: <603> 7955-9510