



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

### Details

Product Status	Active
Core Processor	R8C
Core Size	16-Bit
Speed	8MHz
Connectivity	LINbus, SIO, UART/USART
Peripherals	POR, PWM, Voltage Detect, WDT
Number of I/O	27
Program Memory Size	24KB (24K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	2.2V ~ 5.5V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	32-LQFP
Supplier Device Package	32-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f212g5sdfp-w4

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

### Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
  - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
  - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; safety equipment; and medical equipment not specifically designed for life support.
  - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

# 2.1 Data Registers (R0, R1, R2, and R3)

R0 is a 16-bit register for transfer, arithmetic, and logic operations. The same applies to R1 to R3. R0 can be split into high-order bits (R0H) and low-order bits (R0L) to be used separately as 8-bit data registers. R1H and R1L are analogous to R0H and R0L. R2 can be combined with R0 and used as a 32-bit data register (R2R0). R3R1 is analogous to R2R0.

# 2.2 Address Registers (A0 and A1)

A0 is a 16-bit register for address register indirect addressing and address register relative addressing. It is also used for transfer, arithmetic, and logic operations. A1 is analogous to A0. A1 can be combined with A0 to be used as a 32-bit address register (A1A0).

# 2.3 Frame Base Register (FB)

FB is a 16-bit register for FB relative addressing.

# 2.4 Interrupt Table Register (INTB)

INTB is a 20-bit register that indicates the start address of an interrupt vector table.

# 2.5 Program Counter (PC)

PC is 20 bits wide and indicates the address of the next instruction to be executed.

# 2.6 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)

The stack pointers (SP), USP, and ISP, are each 16 bits wide. The U flag of FLG is used to switch between USP and ISP.

# 2.7 Static Base Register (SB)

SB is a 16-bit register for SB relative addressing.

# 2.8 Flag Register (FLG)

FLG is an 11-bit register indicating the CPU state.

# 2.8.1 Carry Flag (C)

The C flag retains carry, borrow, or shift-out bits that have been generated by the arithmetic and logic unit.

# 2.8.2 Debug Flag (D)

The D flag is for debugging only. Set it to 0.

# 2.8.3 Zero Flag (Z)

The Z flag is set to 1 when an arithmetic operation results in 0; otherwise to 0.

# 2.8.4 Sign Flag (S)

The S flag is set to 1 when an arithmetic operation results in a negative value; otherwise to 0.

# 2.8.5 Register Bank Select Flag (B)

Register bank 0 is selected when the B flag is 0. Register bank 1 is selected when this flag is set to 1.

# 2.8.6 Overflow Flag (O)

The O flag is set to 1 when an operation results in an overflow; otherwise to 0.



# 2.8.7 Interrupt Enable Flag (I)

The I flag enables maskable interrupts.

Interrupt are disabled when the I flag is set to 0, and are enabled when the I flag is set to 1. The I flag is set to 0 when an interrupt request is acknowledged.

# 2.8.8 Stack Pointer Select Flag (U)

ISP is selected when the U flag is set to 0; USP is selected when the U flag is set to 1. The U flag is set to 0 when a hardware interrupt request is acknowledged or the INT instruction of software interrupt numbers 0 to 31 is executed.

# 2.8.9 Processor Interrupt Priority Level (IPL)

IPL is 3 bits wide and assigns processor interrupt priority levels from level 0 to level 7. If a requested interrupt has higher priority than IPL, the interrupt is enabled.

### 2.8.10 Reserved Bit

If necessary, set to 0. When read, the content is undefined.

#### **Special Function Registers (SFRs)** 4.

An SFR (special function register) is a control register for a peripheral function. Tables 4.1 to 4.12 list the special function registers.

Address	Register	Symbol	After reset
0000h			
0001h			
0002h			
0003h			
0004h	Processor Mode Register 0	PM0	00h
0005h	Processor Mode Register 1	PM1	00h
0006h	System Clock Control Register 0	CM0	01011000b
0007h	System Clock Control Register 1	CM1	00h
0008h			
0009h			
000Ah	Protect Register	PRCR	00h
000Bh			
000Ch	System Clock Select Register	OCD	00000100b
000Dh	Watchdog Timer Reset Register	WDTR	XXh
000Eh	Watchdog Timer Start Register	WDTS	XXh
000Fh	Watchdog Timer Control Register	WDC	00X11111b
0010h	Address Match Interrupt Register 0	RMAD0	00h
0011h			00h
0012h			00h
0013h	Address Match Interrupt Enable Register	AIER	00h
0014h	Address Match Interrupt Register 1	RMAD1	00h
0015h			00h
0016h			00h
0017h			
0018h			
0019h			
001An			
001Dh	Count Source Protection Mode Perister	CSDD	0.0b
001011	Count Source Protection mode Register	COFK	400000000000000000000000000000000000000
004 Dh			10000000(2)
001Dh			
001Eh			
001FII	High Speed On Chin Oppillator Control Register 0	HBAO	00b
002011 0021b	High Speed On Chip Oscillator Control Register 0		When Shipping
002111 0022h	High-Speed On-Chip Oscillator Control Register 7	HRA2	
0022h	Thigh-opeed on-only Oscillator Control Register 2	TINAZ	0011
0024h			
0024h			
0026h			
0027h			
0028h	Clock Prescaler Reset Flag	CPSRF	00h
0029h	High-Speed On-Chip Oscillator Control Register 4	FRA4	When Shipping
002Ah	5		
002Bh	High-Speed On-Chip Oscillator Control Register 6	FRA6	When Shipping
002Ch			
002Dh			
002Eh	BGR Trimming Auxiliary Register A	BGRTRMA	When Shipping
002Fh	BGR Trimming Auxiliary Register B	BGRTRMB	When Shipping

#### Table 4.1 SFR Information (1)<sup>(1)</sup>

X: Undefined NOTES:
1. The blank regions are reserved. Do not access locations in these regions.
2. The CSPROINI bit in the OFS register is set to 0.

Address	Register	Symbol	After reset
0030h			
0031h	Voltage Detection Register 1 <sup>(2)</sup>	VCA1	00001000b
0032h	Voltage Detection Register 2 <sup>(2)</sup>	VCA2	00h <sup>(3)</sup>
			0010000b <sup>(4)</sup>
0033h			
0034h			
0035h			
0036h	Voltage Monitor 1 Circuit Control Register <sup>(5)</sup>	VW1C	00001010b
0037h	Voltage Monitor 2 Circuit Control Register <sup>(5)</sup>	VW2C	0000010b
0038h	Voltage Monitor 0 Circuit Control Register <sup>(2)</sup>	VW0C	1000X010b <sup>(3)</sup>
			1100X011b <sup>(4)</sup>
0039h			
003Ah			
003Bh	Voltage Detection Circuit External Input Control Register	VCAB	00h
003Ch	Comparator Mode Register	ALCMR	00h
003Dh	Voltage Monitor Circuit Edge Select Register	VCAC	00h
003Eh	BGR Control Register	BGRCR	00h
003Fh	BGR Trimming Register	BGRTRM	When Shipping
0040h			
0041h	Comparator 1 Interrupt Control Register	VCMP1IC	XXXXX000b
0042h	Comparator 2 Interrupt Control Register	VCMP2IC	XXXXX000b
0043h			
0044h			
0045H			
00401 0047h			
0048h			
0049h			
004Ah	Timer RE Interrupt Control Register	TREIC	XXXXX000b
004Bh	UART2 Transmit Interrupt Control Register	S2TIC	XXXXX000b
004Ch	UART2 Receive Interrupt Control Register	S2RIC	XXXXX000b
004Dh	Key Input Interrupt Control Register	KUPIC	XXXXX000b
004Eh			
004Fh			
0050h	Compare 1 Interrupt Control Register	CMP1IC	XXXXX000b
0051h	UART0 Transmit Interrupt Control Register	SOTIC	XXXXX000b
0052h	UART0 Receive Interrupt Control Register	SORIC	XXXXX000b
0053h			
0054h	INTO Just among Constant De sileter	INTOIO	XX00X000h
0055h	INT2 Interrupt Control Register		XXUUXUUUD
0050h	Timer RA Interrupt Control Register	TRAIC	777770000
00571	Timor PR Interrupt Control Register	TREIC	XXXXX000b
0059h	INT1 Interrupt Control Register		XX00X000b
005Ah			77700770000
005Bh	Timer RF Interrupt Control Register	TRFIC	XXXXX000b
005Ch	Compare 0 Interrupt Control Register	CMPOIC	XXXXX000b
005Dh	INT0 Interrupt Control Register	INTOIC	XX00X000b
005Eh	INT4 Interrupt Control Register	INT4IC	XX00X000b
005Fh	Capture Interrupt Control Register	CAPIC	XXXXX000b
0060h			
0061h			
0062h			
0063h			
0064h			
0065h			
0066h			
0067h			
00645			
006Rh			
006Ch			
006Dh			
006Eh			1
006Fh			

#### Table 4.2 SFR Information (2)<sup>(1)</sup>

X: Undefined NOTES:

- . The blank regions are reserved. Do not access locations in these regions. Software reset, watchdog timer reset, voltage monitor 1 reset, or voltage monitor 2 reset do not affect this register. The LVD0ON bit in the OFS register is set to 1 and hardware reset. Power-on reset, voltage monitor 0 reset, or the LVD0ON bit in the OFS register is set to 0 and hardware reset. Software reset, watchdog timer reset, voltage monitor 1 reset, or voltage monitor 2 reset do not affect b2 and b3.
- 1. 2. 3. 4. 5.



Address	Register	Symbol	After reset
0070h			
0071h			
0072h			
0073h			
0074h			
0075h			
0076h			
0070h			
00771			
0078h			
0079h			
007Ah			
007Bh			
007Ch			
007Dh			
007Eh			
007Fh			
0080h			
0081h			
0082h			
0083h			
0084h			
0085h			
0086h			
0087h			
00886			
0080h			
00846			
000All			
000DI1			
00000h			
000Dh			
000Eh			
0000h			
00901			
00910			
00920			
00930			
00940			
0095h			
0096h			
0097h			
0098h			
0099h			
009Ah			
009Bh			
009Ch			
009Dh			
009Eh			
009Fh			
00A0h	UART0 Transmit/Receive Mode Register	U0MR	00h
00A1h	UART0 Bit Rate Register	U0BRG	XXh
00A2h	UART0 Transmit Buffer Register	U0TB	XXh
00A3h			XXh
00A4h	UART0 Transmit/Receive Control Register 0	U0C0	00001000b
00A5h	UART0 Transmit/Receive Control Register 1	U0C1	00000010b
00A6h	UART0 Receive Buffer Register	UORB	XXh
00A7h			XXh
00A8h			
00A9h			
00AAh			
00ABh			
00ACh			
00ADh			
00AEh			
00AFh			

Table 4.3	SFR Information	ו <b>(3)</b> <sup>(1)</sup>
		(-)

X: Undefined NOTE: 1. The blank regions are reserved. Do not access locations in these regions.

RENESAS

Address	Register	Symbol	After reset
00B0h	, , , , , , , , , , , , , , , , , , ,	-	
00B1h			
00B2h			
00B3h			
00B4h			
00B5h			
OOBCh			
00001			
00070			
00B8h			
00B9h			
00BAh			
00BBh			
00BCh			
00BDh			
00BEh			
00BFh			
00C0h			
00C1h			
00C2h			
00C3h			
00C4h			
00C5h			
00C6h			
00C7h			
00C8h			
00C9h			
00CAh			
00CBh			
00CCh			
00CDh			
00CEh			
00CEh			
00D0h			
00D1h			
00D2h			
00D3h			
00D4h			
00D5h			
00D6h			
00D7h			
00D8h			
00D9h			
00DAh			
00DBh			
00DCh			
00DDh			
00DFh			
00DFh			
00F0h	Port P0 Register	P0	00h
00E1h	Port P1 Register	P1	00h
00E2h	Port PO Direction Register	PD0	00b
00E3h	Port P1 Direction Register	PD1	00h
00E4h			
00E5h	Port P3 Register	P3	00b
00E6h			
00E7h	Port P3 Direction Register	PD3	00b
00E86	Port P4 Register	P4	00b
00E01		1 7	0011
	Port P4 Direction Register	PD4	00b
00ERh			
00ECh	Port P6 Register	P6	00h
		1.0	
00EEh	Port P6 Direction Register	PD6	00h
00EFh		. 50	

#### SFR Information (4)<sup>(1)</sup> Table 4.4

X: Underined NOTE: 1. The blank regions are reserved. Do not access locations in these regions.



Address	Register	Symbol	After reset
00F0h			
00F1h			
00F2h			
00F3h			
00F4h			
00E5b			
00F6h	Din Soloct Pogistor 2	DINISD2	00b
	Fill Select Register 2		00h
00F7h		PINORJ	000
00F8h	Port Mode Register	PMR	UUh
00F9h	External Input Enable Register	INTEN	00h
00FAh	INT Input Filter Select Register	INTF	00h
00FBh	Key Input Enable Register	KIEN	00h
00FCh	Pull-Up Control Register 0	PUR0	00h
00FDh	Pull-Up Control Register 1	PUR1	00h
00FEh			
00FFh			
0100h	Timer RA Control Register	TRACR	00h
0101h	Timer RA I/O Control Register	TRAIOC	00h
0102h	Timer RA Mode Register	TRAMR	00h
0103h	Timer RA Prescaler Register	TRAPRE	FFh
0104h	Timer RA Register	TRA	FFh
01056			
010511	LIN Control Bagistor		00h
01060	LIN Control Register	LINCR	000
0107h	LIN Status Register	LINSI	000
0108h	Timer RB Control Register	TRBCR	00h
0109h	Timer RB One-Shot Control Register	TRBOCR	00h
010Ah	Timer RB I/O Control Register	TRBIOC	00h
010Bh	Timer RB Mode Register	TRBMR	00h
010Ch	Timer RB Prescaler Register	TRBPRE	FFh
010Dh	Timer RB Secondary Register	TRBSC	FFh
010Eh	Timer RB Primary Register	TRBPR	FFh
010Fh			
0110h			
0111h			
0112h			
0113h			
0114h			
0115h			
0116h			
0117h			
01171	Times BE Second Data Register / Counter Data Register	TDESEC	YYh
01180		TRESEC	
0119h	Timer RE Minute Data Register / Compare Data Register	TREMIN	XXn
011Ah	Imer KE Hour Data Register		
011Bh	Imer RE Day of Week Data Register	IREWK	XUU00XXXb
011Ch	Imer RE Control Register 1	TRECR1	XXX0X0X0b
011Dh	Timer RE Control Register 2	TRECR2	00XXXXXXb
011Eh	Timer RE Count Source Select Register	TRECSR	00001000b
011Fh	Timer RE Real-Time Clock Precision Adjust Register	TREOPR	00h
0120h			
0121h			
0122h			
0123h			
0124h		1	
0125h			
0126h			
0127h			
01286			
01200			
012911			
012An			
012Bh			
012Ch			
012Dh			
012Eh			
012Fh		1	1

#### SFR Information (5)<sup>(1)</sup> Table 4.5

X: Undefined NOTE: 1. The blank regions are reserved. Do not access locations in these regions.

Address	Register	Symbol	After reset
0130h			
0131h			
0132h			
0133h			
0134h			
01256			
013311			
0136h			
0137h			
0138h			
0139h			
013Ah			
013Bh			
013Ch			
013Dh			
013Eh			
013Fh			
0140h			
0141h			
0142h			
0143h			
0144h			
0145h			
0146h			
0147h			
0148h			
0140h			
014Ah			
014Bh			
014Ch			
0140h			
014Eh			
014Eh			
0141 H			
0151h			
0157h			
0152h			
0153h			
0155h			
0156h			
0150h			
0158h			
0150h			
015911			
015Ah			
01501			
UISEN			
015Fn		LIOND	0.0h
01600	UAR 12 Hansmit/Receive Mode Register		
0161h	UARIZ BIT KATE REGISTER	UZBRG	
0162h	UAK12 Transmit Butter Register	UZIB	7.XN
0163h			XXh
0164h	UAK12 Iransmit/Receive Control Register 0	0200	00001000b
0165h	UAK12 Iransmit/Receive Control Register 1	U2C1	00000106
0166h	UAR12 Receive Butter Register	UZRB	XXN
0167h			XXh
0168h			
0169h			
016Ah			
016Bh			
016Ch			
016Dh			
016Eh			
016Fh			

#### SFR Information (6)<sup>(1)</sup> Table 4.6

X: Undefined NOTE: 1. The blank regions are reserved. Do not access locations in these regions.

Address	Register	Symbol	After reset
0230h	-		
0231h			
0232h			
0233h			
0234h			
0235h			
0236h			
0237h			
0238h			
0239h			
023Ah			
023Bh			
023Ch			
023Dh			
023Eh			
023Fh			
0240h			
0241h			
0242h			
0243h			
0244h			
0245h			
02460			
0247h			
0248h			
02490			
024AII			
024DH			
0240h			
024Bh			
024Eh			
0250h			
0251h			
0252h			
0253h			
0254h			
0255h			
0256h			
0257h			
0258h			
0259h			
025Ah			
025Bh			
025Ch			
025Dh			
025Eh			
025Fh			
0260h			
0261h			
0262h			
0263h			
0264h			
0265h			
02660			
02670			
02000			
02690			
020A0			
02001			
0260h			
026Fh			
026Eh		L	
020111			

#### SFR Information (10)<sup>(1)</sup> Table 4.10

X: Undefined NOTE: 1. The blank regions are reserved. Do not access locations in these regions.

RENESAS

# 5. Electrical Characteristics

### Table 5.1 Absolute Maximum Ratings

Symbol	Parameter	Condition	Rated Value	Unit
Vcc	Supply voltage		–0.3 to 6.5	V
VI	Input voltage		-0.3 to Vcc + 0.3	V
Vo	Output voltage		-0.3 to Vcc + 0.3	V
Pd	Power dissipation	Topr = 25°C	500	mW
Topr	Operating ambient temperature		–20 to 85 (N version) / –40 to 85 (D version)	°C
Tstg	Storage temperature		-65 to 150	°C

### Table 5.2 Recommended Operating Conditions

Symbol	Parameter	Conditions	Standard			Lloit	
Symbol	Falali	T drameter		Min.	Тур.	Max.	Onic
Vcc	Supply voltage			2.2	-	5.5	V
Vss	Supply voltage			-	0	-	V
Viн	Input "H" voltage			0.8 Vcc	-	Vcc	V
VIL	Input "L" voltage			0	-	0.2 Vcc	V
IOH(sum)	Peak sum output "H" current	Sum of all pins IOH(peak)		-	-	-160	mA
IOH(sum)	Average sum output "H" current	Sum of all pins IOH(avg)		-	-	-80	mA
IOH(peak)	Peak output "H" current	All pins		-	-	-10	mA
IOH(avg)	Average output "H" current	All pins		-	-	-5	mA
IOL(sum)	Peak sum output "L" currents	Sum of all pins IOL(peak)		-	_	160	mA
IOL(sum)	Average sum output "L" currents	Sum of all pins IOL(avg)		-	-	80	mA
IOL(peak)	Peak output "L" currents	All pins		-	-	10	mA
IOL(avg)	Average output "L" current	All pins		-	-	5	mA
f(XCIN)	XCIN clock input oscillation	frequency	$2.2 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$	0	-	70	kHz
-	System clock	OCD2 = 0 XCIN clock selected	$2.2 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$	0	-	70	kHz
		OCD2 = 1 On-chip oscillator clock selected	HRA01 = 0 Low-speed on-chip oscillator selected	-	125	_	kHz
			HRA01 = 1 High-speed on-chip oscillator selected $2.7 V \le Vcc \le 5.5 V$	-	-	8	MHz
			HRA01 = 1 High-speed on-chip oscillator selected $2.2 V \le Vcc \le 5.5 V$	—	-	4	MHz

NOTES:

1. Vcc = 2.2 to 5.5 V at Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.

2. The average output current indicates the average value of current measured during 100 ms.



Figure 5.1 Ports P0, P1, P3, P4, and P6 Timing Measurement Circuit

Symbol Parameter Condition	Paramotor	Conditions		Linit		
	Conditions	Min.	Тур.	Max.	Offic	
-	Program/erase endurance <sup>(2)</sup>		100 <sup>(3)</sup>	-	-	times
-	Byte program time		-	50	400	μs
-	Block erase time		-	0.4	9	S
-	Program, erase voltage		2.7	-	5.5	V
-	Read voltage		2.2	-	5.5	V
-	Program, erase temperature		0	-	60	°C
-	Data hold time <sup>(7)</sup>	Ambient temperature = 55°C	20	-	_	year

### Table 5.3 Flash Memory (Program ROM) Electrical Characteristics

NOTES:

1. Vcc = 2.7 to 5.5 V at Topr = 0 to  $60^{\circ}$ C, unless otherwise specified.

 Definition of programming/erasure endurance The programming and erasure endurance is defined on a per-block basis. If the programming and erasure endurance is n (n = 100 or 10,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.

However, the same address must not be programmed more than once per erase operation (overwriting prohibited).

Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).
 In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. It is also advisable to retain data on the erase count of each block and limit the number of erase operations to a certain number.

If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.

6. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.

7. The data hold time includes time that the power supply is off or the clock is not supplied.

Symbol	Parameter	Condition	Standard			Linit
			Min.	Тур.	Max.	Unit
Vpor1	Power-on reset valid voltage <sup>(4)</sup>		-	-	0.1	V
Vpor2	Power-on reset or voltage monitor 0 reset valid voltage		0	-	Vdet0	V
trth	External power Vcc rise gradient <sup>(2)</sup>		20	-	-	mV/msec

Table 5.7 POWER-ON RESEL CITCUIL, VOILAGE MONITOR O RESEL ELECTRICAL CHARACTERISTICS.	Table 5.7	Power-on Reset Circuit.	Voltage Monitor 0 Reset	Electrical Characteristics <sup>(3)</sup>
---	-----------	-------------------------	-------------------------	---

NOTES:

- 1. The measurement condition is  $T_{opr} = -20$  to  $85^{\circ}C$  (N version) / -40 to  $85^{\circ}C$  (D version), unless otherwise specified.
- 2. This condition (external power Vcc rise gradient) does not apply if Vcc  $\ge$  1.0 V.
- 3. To use the power-on reset function, enable voltage monitor 0 reset by setting the LVD0ON bit in the OFS register to 0, the VW0C0 and VW0C6 bits in the VW0C register to 1 respectively, and the VCA25 bit in the VCA2 register to 1.
- 4. tw(por1) indicates the duration the external power Vcc must be held below the effective voltage (Vpor1) to enable a power on reset. When turning on the power for the first time, maintain tw(por1) for 30 s or more if  $-20^{\circ}C \le T_{opr} \le 85^{\circ}C$ , maintain tw(por1) for 3,000 s or more if  $-40^{\circ}C \le T_{opr} < -20^{\circ}C$ .



- 1. When using the voltage monitor 0 digital filter, ensure that the voltage is within the MCU operation voltage range (2.2 V or above) during the sampling time.
- The sampling clock can be selected. Refer to 6. Voltage Detection Circuit of Hardware Manual for details.
   Vdeto indicates the voltage detection level of the voltage detection 0 circuit. Refer to 6. Voltage Detection Circuit of Hardware Manual for details.

Figure 5.2 Reset Circuit Electrical Characteristics

Symbol	Parameter	Condition		Lloit		
Symbol	Falainetei	Condition	Min.	Тур.	Max.	Onit
Vref	Internal reference voltage	Vcc = 2.2 V to 5.5 V, Topr = $25^{\circ}$ C	1.15	1.25	1.35	V
		$V_{CC} = 2.2 V \text{ to } 5.5 V,$ $T_{opr} = -40 \text{ to } 85^{\circ}\text{C}$	_	1.25	-	V
Vcref	External input reference voltage	Vcc = 2.2 V to 4.0 V	0.5	-	Vcc - 1.1	V
		Vcc = 4.0 V to 5.5 V	0.5	-	Vcc - 1.5	
Vcin	External comparison voltage input range		-0.3	-	Vcc + 0.3	V
Vofs	Input offset voltage		-	20	120	mV
Tcrsp	Response time		-	4	-	μS

### Table 5.8 Comparator Electrical Characteristics

NOTE:

1. The measurement condition is  $T_{opr} = -20$  to  $85^{\circ}C$  (N version) / -40 to  $85^{\circ}C$  (D version), unless otherwise specified.

### Table 5.9 High-speed On-Chip Oscillator Circuit Electrical Characteristics

Symbol	Paramotor	Condition	Standard			Linit
Symbol	Falameter	Condition	Min.	Тур.	Max.	Onit
fOCO-F	High-speed on-chip oscillator frequency	Vcc = 4.75 V to 5.25 V	7.76	8	8.24	MHz
temperature • supply voltage dependence	Topr = 0 to $60^{\circ}C^{(2)}$					
	Vcc = 2.7 V to 5.5 V	7.68	8	8.32	MHz	
	Topr = $-20$ to $85^{\circ}C^{(2)}$					
		Vcc = 2.7 V to 5.5 V	7.44	8	8.32	MHz
		Topr = $-40$ to $85^{\circ}C^{(2)}$				
	Vcc = 2.2 V to 5.5 V	7.04	8	8.96	MHz	
		Topr = $-20$ to $85^{\circ}C^{(3)}$				
		Vcc = 2.2 V to 5.5 V	6.8	8	9.2	MHz
		Topr = $-40$ to $85^{\circ}C^{(3)}$				

NOTES:

1. The measurement condition is Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.

2. These standard values show when the HRA1 register is set to the value before shipment and the HRA2 register is set to 00h.

3. These standard values show when the correction value in the FRA6 register is written into the HRA1 register.

### Table 5.10 Low-speed On-Chip Oscillator Circuit Electrical Characteristics

Symbol	Parameter	Condition		Lloit		
Symbol			Min.	Тур.	Max.	Unit
fOCO-S	Low-speed on-chip oscillator frequency		30	125	250	kHz
-	Oscillation stability time		-	10	100	μs
-	Self power consumption at oscillation	VCC = 5.0 V, Topr = $25^{\circ}C$	-	15	_	μΑ

NOTE:

1. Vcc = 2.2 to 5.5 V, Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.

### Table 5.11 Power Supply Circuit Timing Characteristics

Symbol	Parameter	Condition		Lloit		
Symbol	i alametei	Condition	Min.	Тур.	Max.	Offic
td(P-R)	Time for internal power supply stabilization during		1	-	2000	μS
	power-on <sup>(2)</sup>					
td(R-S)	STOP exit time <sup>(3)</sup>		-	-	150	μS

NOTES:

1. The measurement condition is Vcc = 2.2 to 5.5 V and  $T_{opr} = 25^{\circ}C$ .

2. Waiting time until the internal power supply generation circuit stabilizes during power-on.

3. Time until system clock supply starts after the interrupt is acknowledged to exit stop mode.



Symbol	Baramatar	Condition	S	Lloit			
Symbol	r ar al lielei		Condition	Min.	Тур.	Max.	Unit
Vон	Output "H" voltage		Iон = -5 mA	Vcc - 2.0	-	Vcc	V
			Іон = -200 μА	Vcc - 0.5	-	Vcc	V
Vol	Output "L" voltage		IOL = 5 mA	-	-	2.0	V
			ΙΟL = 200 μΑ	-	-	0.45	V
Vt+-Vt-	Hysteresis	INT0, INT1, INT2, INT4, KI0, KI1, KI2, KI3, RXD0, RXD2, CLK0, CLK2		0.1	0.5	_	V
		RESET		0.1	1.0	-	V
Ін	Input "H" current		VI = 5 V, Vcc = 5 V	-	-	5.0	μΑ
lı∟	Input "L" current		VI = 0 V, Vcc = 5 V	-	-	-5.0	μΑ
RPULLUP	Pull-up resistance		VI = 0 V, Vcc = 5 V	30	50	167	kΩ
RfxCIN	Feedback resistance	XCIN		-	18	-	MΩ
VRAM	RAM hold voltage		During stop mode	2.0	-	-	V

NOTE: 1. Vcc = 4.2 to 5.5 V at T<sub>opr</sub> = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.

### Timing requirements (Unless Otherwise Specified: Vcc = 3 V, Vss = 0 V at Topr = 25°C) [Vcc = 3 V]

### Table 5.20XCIN Input

Symbol	Berometer	Stan	Linit	
	Faranneter		Max.	Unit
tc(XCIN)	XCIN input cycle time	14	-	μS
tWH(XCIN)	XCIN input "H" width	7	-	μS
twl(xcin)	XCIN input "L" width	7	-	μS



### Figure 5.7 XCIN Input Timing Diagram when Vcc = 3 V

### Table 5.21 TRAIO Input

Symbol	Parameter		Standard		
			Max.	Unit	
tc(TRAIO)	TRAIO input cycle time	300	-	ns	
twh(traio)	TRAIO input "H" width	120	-	ns	
twl(traio)	TRAIO input "L" width	120	=	ns	



Figure 5.8 TRAIO Input Timing Diagram when Vcc = 3 V

Table 5.22 Seria	I Interface
------------------	-------------

Symbol	Parameter		Standard		
			Max.	Offic	
tc(CK)	CLKi input cycle time	300	-	ns	
tW(CKH)	CLKi input "H" width	150	-	ns	
tW(CKL)	CLKi Input "L" width	150	-	ns	
td(C-Q)	TXDi output delay time	-	80	ns	
th(C-Q)	TXDi hold time	0	-	ns	
tsu(D-C)	RXDi input setup time	70	-	ns	
th(C-D)	RXDi input hold time	90	-	ns	

i = 0 or 2





### Table 5.23External Interrupt INTi (i = 0, 1, 2, 4) Input

Symbol	Parameter	Standard		Linit
		Min.	Max.	Offic
tw(INH)	INTi input "H" width	380 <sup>(1)</sup>	-	ns
tw(INL)	INTi input "L" width	380(2)	_	ns

NOTES:

1. When selecting the digital filter by the INTi input filter select bit, use an INTi input HIGH width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.

2. When selecting the digital filter by the INTi input filter select bit, use an INTi input LOW width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.



Figure 5.10 External Interrupt INTi Input Timing Diagram when Vcc = 3 V

### Timing requirements (Unless Otherwise Specified: Vcc = 2.2 V, Vss = 0 V at Topr = 25°C) [Vcc = 2.2 V]

### Table 5.26XCIN Input

Symbol	Parameter	Standard		Linit
		Min.	Max.	Unit
tc(XCIN)	XCIN input cycle time 14 -			μS
tWH(XCIN)	XCIN input "H" width 7 –		μS	
twl(xcin)	XCIN input "L" width	7	-	μS





### Table 5.27 TRAIO Input

Symbol	Parameter	Standard		Linit
		Min.	Max.	Unit
tc(TRAIO)	TRAIO input cycle time	500	-	ns
twh(traio)	TRAIO input "H" width 200 -		-	ns
twl(traio)	TRAIO input "L" width 200 –			



Figure 5.12 TRAIO Input Timing Diagram when Vcc = 2.2 V

# **Package Dimensions**

Diagrams showing the latest package dimensions and mounting information are available in the "Packages" section of the Renesas Technology website.



Boy	Date	Description			
Rev.		Page	Summary		
0.10	Jul 20, 2007	_	First Edition issued		
0.20	Nov 12, 2007	2	Table 1.1 I/O Ports: "● Output-only: 1" added "● CMOS I/O ports: 28" → "● CMOS I/O ports: 27"		
		4	Figure 1.2 revised		
		5	Figure 1.3 revised		
		6	Table 1.3 Pin Number: 4, 6, 20 revised		
		7	Table 1.4 I/O port: "P4_3 to P4_5" $\rightarrow$ "P4_3, P4_5" Output port added		
		12	Table 4.1 0006h "01001000b" → "01011000b"		
		16	Table 4.5 0118h to 011Dh: After reset revised 011Fh "Timer RE Real-Time Clock Precision Adjust Register" added		
		24	Table 5.2 NOTE2 revised		
1.00	Apr 04, 2008	All pages	"Under development" deleted		
		2	Table 1.1 revised		
		3	Table 1.2 "(D): Under development" deleted		
		11	Figure 3.1 "Expanded area" deleted		
		12	Table 4.1 "002Eh" "002Fh" revised		
		13	Table 4.2 "003Eh" "003Fh" revised		
		25	Table 5.3 revised		
			Figure 5.2 deleted		
		28	Table 5.8, Table 5.11 revised		
			Table 5.9 revised, NOTE3 added		
		30	Table 5.13 revised		
		34			
		38	Table 5.25 revised		

All trademarks and registered trademarks are the property of their respective owners.