



Welcome to E-XFL.COM

### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

### Details

Product Status	Obsolete
Core Processor	R8C
Core Size	16-Bit
Speed	8MHz
Connectivity	LINbus, SIO, UART/USART
Peripherals	POR, PWM, Voltage Detect, WDT
Number of I/O	27
Program Memory Size	24KB (24K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	2.2V ~ 5.5V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-20°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	32-LQFP
Supplier Device Package	32-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f212g5snfp-u0

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# R8C/2G Group RENESAS MCU

# 1. Overview

# 1.1 Features

The R8C/2G Group of single-chip MCUs incorporates the R8C/Tiny Series CPU core, employing sophisticated instructions for a high level of efficiency. With 1 Mbyte of address space, and it is capable of executing instructions at high speed. In addition, the CPU core boasts a multiplier for high-speed operation processing. Power consumption is low, and the supported operating modes allow additional power control. These MCUs also use an anti-noise configuration to reduce emissions of electromagnetic noise and are designed to withstand EMI. Integration of many peripheral functions, including multifunction timer and serial interface, reduces the number of system components.

# 1.1.1 Applications

Electric power meters, electronic household appliances, office equipment, audio equipment, consumer equipment, etc.

## 1.1.2 Specifications

Table 1.1 outlines the Specifications for R8C/2G Group.



ltem	Function	Specification			
CPU	Central processing	R8C/Tiny series core			
	unit	Number of fundamental instructions: 89			
		Minimum instruction execution time:			
		125 ns (System clock = 8 MHz, VCC = 2.7 to 5.5 V)			
		250 ns (System clock = 4 MHz, VCC = 2.2 to 5.5 V)			
		• Multiplier: 16 bits $\times$ 16 bits $\rightarrow$ 32 bits			
		• Multiply-accumulate instruction: 16 bits $\times$ 16 bits $\pm$ 32 bits $\rightarrow$ 32 bits			
		• Multiply-accumulate instruction. To bits $\times$ To bits $\pm$ 52 bits $\rightarrow$ 52 bits			
Mamani		Coperation mode. Single-chip mode (address space. 1 Mbyte)			
Nerror Supply	KOIVI, KAIVI	A Dewer on react			
Power Supply	voltage detection	Power-on reset			
voltage	circuit	Voltage detection 3			
Detection					
Comparator		<ul> <li>2 circuits (shared with voltage monitor 1 and voltage monitor 2)</li> </ul>			
		<ul> <li>External reference voltage input is available</li> </ul>			
I/O Ports		Output-only: 1			
		<ul> <li>CMOS I/O ports: 27, selectable pull-up resistor</li> </ul>			
Clock	Clock generation	<ul> <li>2 circuits: On-chip oscillator (high-speed, low-speed)</li> </ul>			
	circuits	(high-speed on-chip oscillator has a frequency adjustment function),			
		XCIN clock oscillation circuit (32 kHz)			
		• Frequency divider circuit: Dividing selectable 1, 2, 4, 8, and 16			
		• Low power consumption modes:			
		Standard operating mode (low-speed clock high-speed op-chip oscillator			
		low speed on ship assillator) wait made, stop mode			
		Deel time deel (times DE)			
late and the		Real-time clock (timer RE)			
Interrupts		• External: 5 sources, Internal: 17 sources, Software: 4 sources			
		Priority levels: 7 levels			
Watchdog Time	er	15 bits × 1 (with prescaler), reset start selectable			
Timer RA		8 bits × 1 (with 8-bit prescaler)			
		Timer mode (period timer), pulse output mode (output level inverted every			
		period), event counter mode, pulse width measurement mode, pulse period			
		measurement mode			
	Timer RB	8 bits x 1 (with 8-bit prescaler)			
		Timer mode (period timer), programmable waveform generation mode (PWM			
		output), programmable one-shot generation mode, programmable wait one-			
		shot generation mode			
	Timer RE	8 bits x 1			
		Real-time clock mode (count seconds minutes hours days of week) output			
		compare mode			
	Timer RF	16 bits x 1 (with canture/compare register pip and compare register pip)			
		Input capture mode, output compare mode			
Sorial					
Jetarface	UARTU, UARTZ	CIUCK SYNCHIONOUS SCHAIN/O/OART X 2			
		Hardward JNI 1 (timer DA JJADTO)			
		Decrementarian and crossing values (VCC - 2.7 to 5.5 V			
Flash Memory		• Programming and erasure voltage: VCC = 2.7 to 5.5 V			
		Programming and erasure endurance: 100 times			
		<ul> <li>Program security: ROM code protect, ID code check</li> </ul>			
		<ul> <li>Debug functions: On-chip debug, on-board flash rewrite function</li> </ul>			
Operating Free	quency/Supply	System clock = 8 MHz (VCC = 2.7 to 5.5 V)			
Voltage		System clock = 4 MHz (VCC = 2.2 to 5.5 V)			
Current consur	mption	5 mA (VCC = 5 V, system clock = 8 MHz)			
		23 $\mu$ A (VCC = 3 V, wait mode (low-speed on-chip oscillator on))			
		0.7 $\mu$ A (VCC = 3 V, stop mode, BGR trimming circuit disabled)			
Operating Amb	pient Temperature	-20 to 85°C (N version)			
		-40 to 85°C (D version) <sup>(1)</sup>			
Package		32-nin LOEP			
achage		Package code: DLOD0022CB & (provinue code: 22DELLA)			
L		1 auraye uude. 1 Lat uuszob-A (pievious uude. 3200-A)			

#### Specifications for R8C/2G Group Table 1.1

NOTE: 1. Specify the D version if D version functions are to be used.

Table 1.2

Current of Apr. 2008

# 1.2 Product List

Product List for R8C/2G Group

Table 1.2 lists Product List for R8C/2G Group, Figure 1.1 shows a Part Number, Memory Size, and Package of R8C/2G Group.

Part No.	ROM Capacity	RAM Capacity	Package Type	Remarks
R5F212G4SNFP	16 Kbytes	512 bytes	PLQP0032GB-A	N version
R5F212G5SNFP	24 Kbytes	1 Kbytes	PLQP0032GB-A	
R5F212G6SNFP	32 Kbytes	1 Kbytes	PLQP0032GB-A	
R5F212G4SDFP	16 Kbytes	512 bytes	PLQP0032GB-A	D version
R5F212G5SDFP	24 Kbytes	1 Kbytes	PLQP0032GB-A	
R5F212G6SDFP	32 Kbytes	1 Kbytes	PLQP0032GB-A	



### Figure 1.1 Part Number, Memory Size, and Package of R8C/2G Group

# 2.1 Data Registers (R0, R1, R2, and R3)

R0 is a 16-bit register for transfer, arithmetic, and logic operations. The same applies to R1 to R3. R0 can be split into high-order bits (R0H) and low-order bits (R0L) to be used separately as 8-bit data registers. R1H and R1L are analogous to R0H and R0L. R2 can be combined with R0 and used as a 32-bit data register (R2R0). R3R1 is analogous to R2R0.

# 2.2 Address Registers (A0 and A1)

A0 is a 16-bit register for address register indirect addressing and address register relative addressing. It is also used for transfer, arithmetic, and logic operations. A1 is analogous to A0. A1 can be combined with A0 to be used as a 32-bit address register (A1A0).

## 2.3 Frame Base Register (FB)

FB is a 16-bit register for FB relative addressing.

## 2.4 Interrupt Table Register (INTB)

INTB is a 20-bit register that indicates the start address of an interrupt vector table.

# 2.5 Program Counter (PC)

PC is 20 bits wide and indicates the address of the next instruction to be executed.

# 2.6 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)

The stack pointers (SP), USP, and ISP, are each 16 bits wide. The U flag of FLG is used to switch between USP and ISP.

# 2.7 Static Base Register (SB)

SB is a 16-bit register for SB relative addressing.

## 2.8 Flag Register (FLG)

FLG is an 11-bit register indicating the CPU state.

# 2.8.1 Carry Flag (C)

The C flag retains carry, borrow, or shift-out bits that have been generated by the arithmetic and logic unit.

## 2.8.2 Debug Flag (D)

The D flag is for debugging only. Set it to 0.

# 2.8.3 Zero Flag (Z)

The Z flag is set to 1 when an arithmetic operation results in 0; otherwise to 0.

# 2.8.4 Sign Flag (S)

The S flag is set to 1 when an arithmetic operation results in a negative value; otherwise to 0.

## 2.8.5 Register Bank Select Flag (B)

Register bank 0 is selected when the B flag is 0. Register bank 1 is selected when this flag is set to 1.

## 2.8.6 Overflow Flag (O)

The O flag is set to 1 when an operation results in an overflow; otherwise to 0.



# 2.8.7 Interrupt Enable Flag (I)

The I flag enables maskable interrupts.

Interrupt are disabled when the I flag is set to 0, and are enabled when the I flag is set to 1. The I flag is set to 0 when an interrupt request is acknowledged.

# 2.8.8 Stack Pointer Select Flag (U)

ISP is selected when the U flag is set to 0; USP is selected when the U flag is set to 1. The U flag is set to 0 when a hardware interrupt request is acknowledged or the INT instruction of software interrupt numbers 0 to 31 is executed.

# 2.8.9 Processor Interrupt Priority Level (IPL)

IPL is 3 bits wide and assigns processor interrupt priority levels from level 0 to level 7. If a requested interrupt has higher priority than IPL, the interrupt is enabled.

### 2.8.10 Reserved Bit

If necessary, set to 0. When read, the content is undefined.

# 3. Memory

Figure 3.1 is a Memory Map of R8C/2G Group. The R8C/2G group has 1 Mbyte of address space from addresses 00000h to FFFFFh.

The internal ROM is allocated lower addresses, beginning with address 0FFFFh. For example, a 16-Kbyte internal ROM area is allocated addresses 0C000h to 0FFFFh.

The fixed interrupt vector table is allocated addresses 0FFDCh to 0FFFFh. They store the starting address of each interrupt routine.

The internal RAM is allocated higher addresses beginning with address 00400h. For example, a 1-Kbyte internal RAM area is allocated addresses 00400h to 007FFh. The internal RAM is used not only for storing data but also for calling subroutines and as stacks when interrupt requests are acknowledged.

Special function registers (SFRs) are allocated addresses 00000h to 002FFh. The peripheral function control registers are allocated here. All addresses within the SFR, which have nothing allocated are reserved for future use and cannot be accessed by users.



### **Special Function Registers (SFRs)** 4.

An SFR (special function register) is a control register for a peripheral function. Tables 4.1 to 4.12 list the special function registers.

Address	Register	Symbol	After reset
0000h			
0001h			
0002h			
0003h			
0004h	Processor Mode Register 0	PM0	00h
0005h	Processor Mode Register 1	PM1	00h
0006h	System Clock Control Register 0	CM0	01011000b
0007h	System Clock Control Register 1	CM1	00h
0008h			
0009h			
000Ah	Protect Register	PRCR	00h
000Bh			
000Ch	System Clock Select Register	OCD	00000100b
000Dh	Watchdog Timer Reset Register	WDTR	XXh
000Eh	Watchdog Timer Start Register	WDTS	XXh
000Fh	Watchdog Timer Control Register	WDC	00X11111b
0010h	Address Match Interrupt Register 0	RMAD0	00h
0011h			00h
0012h			00h
0013h	Address Match Interrupt Enable Register	AIER	00h
0014h	Address Match Interrupt Register 1	RMAD1	00h
0015h			00h
0016h			00h
0017h			
0018h			
0019h			
001An			
001Dh	Count Source Protection Mode Perister	CSDD	0.0b
001011	Count Source Protection mode Register	COFK	400000000000000000000000000000000000000
004 Dh			10000000(2)
001Dh			
001Eh			
001FII	High Speed On Chin Oppillator Control Register 0	HBAO	00b
002011 0021b	High Speed On Chip Oscillator Control Register 0		When Shipping
002111 0022h	High-Speed On-Chip Oscillator Control Register 7	HRA2	
0022h	Thigh-opeed on-only Oscillator Control Register 2	TINAZ	0011
0024h			
0024h			
0026h			
0027h			
0028h	Clock Prescaler Reset Flag	CPSRF	00h
0029h	High-Speed On-Chip Oscillator Control Register 4	FRA4	When Shipping
002Ah	5		
002Bh	High-Speed On-Chip Oscillator Control Register 6	FRA6	When Shipping
002Ch			
002Dh			
002Eh	BGR Trimming Auxiliary Register A	BGRTRMA	When Shipping
002Fh	BGR Trimming Auxiliary Register B	BGRTRMB	When Shipping

#### Table 4.1 SFR Information (1)<sup>(1)</sup>

X: Undefined NOTES:
1. The blank regions are reserved. Do not access locations in these regions.
2. The CSPROINI bit in the OFS register is set to 0.

Address	Register	Symbol	After reset
0070h			
0071h			
0072h			
0073h			
0074h			
0075h			
0076h			
0070h			
00771			
0078h			
0079h			
007Ah			
007Bh			
007Ch			
007Dh			
007Eh			
007Fh			
0080h			
0081h			
0082h			
0083h			
0084h			
0085h			
0086h			
0087h			
0088b			
0080h			
00846			
000All			
000DI1			
00000h			
000Dh			
000EII			
0000h			
00901			
00910			
00920			
00930			
00940			
0095h			
0096h			
0097h			
0098h			
0099h			
009Ah			
009Bh			
009Ch			
009Dh			
009Eh			
009Fh			
00A0h	UART0 Transmit/Receive Mode Register	U0MR	00h
00A1h	UART0 Bit Rate Register	U0BRG	XXh
00A2h	UART0 Transmit Buffer Register	U0TB	XXh
00A3h			XXh
00A4h	UART0 Transmit/Receive Control Register 0	U0C0	00001000b
00A5h	UART0 Transmit/Receive Control Register 1	U0C1	00000010b
00A6h	UART0 Receive Buffer Register	UORB	XXh
00A7h			XXh
00A8h			
00A9h			
00AAh			
00ABh			
00ACh			
00ADh			
00AEh			
00AFh			

Table 4.3	SFR Information	ו <b>(3)</b> <sup>(1)</sup>
		(-)

X: Undefined NOTE: 1. The blank regions are reserved. Do not access locations in these regions.

Address	Register	Symbol	After reset
00B0h	, , , , , , , , , , , , , , , , , , ,	-	
00B1h			
00B2h			
00B3h			
00B4h			
00B5h			
OOBCh			
00001			
00070			
00B8h			
00B9h			
00BAh			
00BBh			
00BCh			
00BDh			
00BEh			
00BFh			
00C0h			
00C1h			
00C2h			
00C3h			
00C4h			
00C5h			
00C6h			
00C7h			
00C8h			
00C9h			
00CAh			
00CBh			
00CCh			
00CDh			
00CEh			
00CEh			
00D0h			
00D1h			
00D2h			
00D3h			
00D4h			
00D5h			
00D6h			
00D7h			
00D8h			
00D9h			
00DAh			
00DBh			
00DCh			
00DDh			
00DFh			
00DFh			
00F0h	Port P0 Register	P0	00h
00E1h	Port P1 Register	P1	00h
00E2h	Port PO Direction Register	PD0	00b
00E3h	Port P1 Direction Register	PD1	00h
00E4h			
00E5h	Port P3 Register	P3	00b
00E6h			
00E7h	Port P3 Direction Register	PD3	00b
00E86	Port P4 Register	P4	00b
00E01		1 7	0011
	Port P4 Direction Register	PD4	00b
00ERh			
00ECh	Port P6 Register	P6	00h
		1.0	
00EEh	Port P6 Direction Register	PD6	00h
00EFh		. 50	

### SFR Information (4)<sup>(1)</sup> Table 4.4

X: Underined NOTE: 1. The blank regions are reserved. Do not access locations in these regions.



Address	Register	Symbol	After reset
0130h			
0131h			
0132h			
0133h			
0134h			
01256			
013311			
0136h			
0137h			
0138h			
0139h			
013Ah			
013Bh			
013Ch			
013Dh			
013Eh			
013Fh			
0140h			
0141h			
0142h			
0143h			
0144h			
0145h			
0146h			
0147h			
0148h			
0140h			
014Ah			
014Bh			
014Ch			
0140h			
014Eh			
014Eh			
0141 H			
0151h			
0157h			
0152h			
0153h			
0155h			
0156h			
0150h			
0158h			
0150h			
015911			
015Ah			
01501			
UISEN			
015Fn		LIOND	0.0h
01600	UAR 12 Hansmit/Receive Mode Register		
0161h	UARIZ BIT KATE REGISTER	UZBRG	
0162h	UAK12 Transmit Butter Register	UZIB	7.XN
0163h			XXh
0164h	UAK12 Iransmit/Receive Control Register 0	0200	00001000b
0165h	UAK12 Iransmit/Receive Control Register 1	U2C1	00000106
0166h	UAR12 Receive Butter Register	UZRB	XXN
0167h			XXh
0168h			
0169h			
016Ah			
016Bh			
016Ch			
016Dh			
016Eh			
016Fh			

#### SFR Information (6)<sup>(1)</sup> Table 4.6

X: Undefined NOTE: 1. The blank regions are reserved. Do not access locations in these regions.

Address	Register	Symbol	After reset
01F0h	•		
01F1h			
01F2h			
01F3h			
01F4h			
01F5h			
01F6h			
01E7h			
011711			
011 011			
01F911			
01FCh			
01FDh			
01FEh			
01FFh			
0200h			
0201h			
0202h			
0203h			
0204h			
0205h			
0206h			
0207h			
0208h			
0209h			
020Ah			
020Bh			
020Ch			
020Dh			
020Eh			
020Fh			
0210h			
0211h			
0212h			
0213h			
0214h			
0215h			
0216h			
0217h			
0218h			
0219h			
021Ah			
021Bh			
021Ch			
021Dh			
021Eh			
021Fh			
0220h			
0221h			
0222h			
0223h			
0224h			
0225h			
0226h			
0227h			
0228h			
0229h			
022Ah			
022Bh			
022Ch			
022Dh			
022Eh			
022Fh			

#### SFR Information (9)<sup>(1)</sup> Table 4.9

X: Underined NOTE: 1. The blank regions are reserved. Do not access locations in these regions.



Address	Register	Symbol	After reset
0230h	-		
0231h			
0232h			
0233h			
0234h			
0235h			
0236h			
0237h			
0238h			
0239h			
023Ah			
023Bh			
023Ch			
023Dh			
023Eh			
023Fh			
0240h			
0241h			
0242h			
0243h			
0244h			
0245h			
02460			
0247h			
0248h			
02490			
024AII			
024DH			
0240h			
024Bh			
024Eh			
0250h			
0251h			
0252h			
0253h			
0254h			
0255h			
0256h			
0257h			
0258h			
0259h			
025Ah			
025Bh			
025Ch			
025Dh			
025Eh			
025Fh			
0260h			
0261h			
0262h			
0263h			
0264h			
0265h			
02660			
02670			
02080			
02690			
020A0			
02001			
026Dh			
026Fh			
026Eh		L	
020111			

#### SFR Information (10)<sup>(1)</sup> Table 4.10

X: Undefined NOTE: 1. The blank regions are reserved. Do not access locations in these regions.

# 5. Electrical Characteristics

### Table 5.1 Absolute Maximum Ratings

Symbol	Parameter	Condition	Rated Value	Unit
Vcc	Supply voltage		-0.3 to 6.5	V
Vi	Input voltage		-0.3 to Vcc + 0.3	V
Vo	Output voltage		-0.3 to Vcc + 0.3	V
Pd	Power dissipation	Topr = 25°C	500	mW
Topr	Operating ambient temperature		–20 to 85 (N version) / –40 to 85 (D version)	°C
Tstg	Storage temperature		-65 to 150	°C

### Table 5.2 Recommended Operating Conditions

Symbol	Baramotor	Conditions	Standard			Lloit	
Symbol	i didinotor		Min.	Тур.	Max.	Onit	
Vcc	Supply voltage			2.2	-	5.5	V
Vss	Supply voltage	Supply voltage		-	0	-	V
Viн	Input "H" voltage			0.8 Vcc	-	Vcc	V
VIL	Input "L" voltage			0	-	0.2 Vcc	V
IOH(sum)	Peak sum output "H" current	Sum of all pins IOH(peak)		-	-	-160	mA
IOH(sum)	Average sum output "H" current	Sum of all pins IOH(avg)		-	-	-80	mA
IOH(peak)	Peak output "H" current	All pins		-	-	-10	mA
IOH(avg)	Average output "H" current	All pins		-	-	-5	mA
IOL(sum)	Peak sum output "L" currents	Sum of all pins IOL(peak)		-	_	160	mA
IOL(sum)	Average sum output "L" currents	Sum of all pins IOL(avg)		-	-	80	mA
IOL(peak)	Peak output "L" currents	All pins		-	-	10	mA
IOL(avg)	Average output "L" current	All pins		-	-	5	mA
f(XCIN)	XCIN clock input oscillation	frequency	$2.2 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$	0	-	70	kHz
-	System clock	OCD2 = 0 XCIN clock selected	$2.2 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$	0	-	70	kHz
		OCD2 = 1 On-chip oscillator clock selected	HRA01 = 0 Low-speed on-chip oscillator selected	-	125	_	kHz
			HRA01 = 1 High-speed on-chip oscillator selected $2.7 V \le Vcc \le 5.5 V$	-	-	8	MHz
			HRA01 = 1 High-speed on-chip oscillator selected $2.2 V \le Vcc \le 5.5 V$	—	-	4	MHz

NOTES:

1. Vcc = 2.2 to 5.5 V at  $T_{opr}$  = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.

2. The average output current indicates the average value of current measured during 100 ms.



Figure 5.1 Ports P0, P1, P3, P4, and P6 Timing Measurement Circuit

Table 5.13	Electrical Characteristics (2) [Vcc = 5 V]
	(Topr = $-20$ to $85^{\circ}C$ (N version) / $-40$ to $85^{\circ}C$ (D version), unless otherwise specified.)

Symbol Parameter Condition	Standard			Linit			
Symbol	Falameter		Condition	Min.	Тур.	Max.	Onit
Icc	Power supply current $(Vcc = 3.3 \text{ to } 5.5 \text{ V})$	High-speed on-chip oscillator mode	High-speed on-chip oscillator on = 8 MHz Low-speed on-chip oscillator on = 125 kHz No division	-	5	8	mA
	output pins are open,		High-speed on-chip oscillator on = 8 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	2	_	mA
		Low-speed on-chip oscillator mode	High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR47 = 1	-	130	300	μΑ
		Low-speed clock mode	High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (low drive) FMR47 = 1	-	130	300	μΑ
			High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (low drive) Program operation on RAM Flash memory off, FMSTP = 1	_	30	_	μA
		Wait mode	High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	25	75	μΑ
			High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	23	60	μΑ
			High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (high drive) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1 BGR trimming circuit disabled (BGRCR0 = 1)	_	4	_	μΑ
			High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (low drive) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1 BGR trimming circuit disabled (BGRCR0 = 1)	_	2.2	_	μΑ
			High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (high drive) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1 BGR trimming circuit enabled (BGRCR0 = 0)	-	8	_	μΑ
			High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on 32 kHz (low drive) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1 BGR trimming circuit enabled (BGRCR0 = 0)	_	6	_	μΑ
		Stop mode	XCIN clock off, Topr = 25°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0 BGR trimming circuit disabled (BGRCR0 = 1)	_	0.8	3	μΑ
			XCIN clock off, Topr = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0 BGR trimming circuit disabled (BGRCR0 = 1)	_	1.2	_	μΑ
			XCIN clock off, Topr = $25^{\circ}$ C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0 BGR trimming circuit enabled (BGRCR0 = 0)	-	5	8	μΑ
			XCIN clock off, Topr = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0 BGR trimming circuit enabled (BGRCR0 = 0)	_	5.5	_	μΑ

### Timing Requirements (Unless Otherwise Specified: Vcc = 5 V, Vss = 0 V at Topr = 25°C) [Vcc = 5 V]

### Table 5.14XCIN Input

Symbol	Parameter		Standard		
			Max.	Unit	
tc(XCIN)	XCIN input cycle time	14	-	μS	
tWH(XCIN)	XCIN input "H" width	7	-	μS	
twl(xcin)	XCIN input "L" width	7	-	μS	



### Figure 5.3 XCIN Input Timing Diagram when Vcc = 5 V

### Table 5.15 TRAIO Input

Symbol	Paramotor		Standard		
Symbol	Falanielei	Min.	Max.	Onit	
tc(TRAIO)	TRAIO input cycle time	100	-	ns	
twh(traio)	TRAIO input "H" width	40	-	ns	
twl(traio)	TRAIO input "L" width	40	-	ns	



Figure 5.4 TRAIO Input Timing Diagram when Vcc = 5 V

Symbol	Parameter	Condition	S	Lloit			
Symbol	Fai		Condition	Min.	Тур.	Max.	Unit
Vон	Output "H" voltage		Iон = –1 mA	Vcc - 0.5	-	Vcc	V
Vol	Output "L" voltage		IoL = 1 mA	-	-	0.5	V
Vt+-Vt-	Hysteresis	INT0, INT1, INT2, INT4, KI0, KI1, KI2, KI3, RXD0, RXD2, CLK0, CLK2		0.1	0.3	_	V
		RESET		0.1	0.4	-	V
Ін	Input "H" current	·	VI = 3 V, Vcc = 3 V	-	-	4.0	μA
lı∟	Input "L" current		VI = 0 V, Vcc = 3 V	-	-	-4.0	μΑ
RPULLUP	Pull-up resistance		VI = 0 V, Vcc = 3 V	66	160	500	kΩ
RfXCIN	Feedback resistance	XCIN		-	18	-	MΩ
VRAM	RAM hold voltage		During stop mode	1.8	-	_	V

#### Electrical Characteristics (3) [Vcc = 3 V] Table 5.18

NOTE: 1. Vcc =2.7 to 3.3 V at  $T_{opr}$  = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.

Table 5.19	Electrical Characteristics (4) [Vcc = 3 V]
	(Topr = $-20$ to $85^{\circ}C$ (N version) / $-40$ to $85^{\circ}C$ (D version), unless otherwise specified.)

Symbol	Paramotor		Condition	ç,	Standar	d	Linit
Symbol	Falameter		Condition	Min.	Тур.	Max.	Unit
Icc	Power supply current $(Vcc = 2.7 \text{ to } 3.3 \text{ V})$	High-speed on-chip oscillator mode	High-speed on-chip oscillator on = 8 MHz Low-speed on-chip oscillator on = 125 kHz No division	-	5	-	mA
	output pins are open, other pins are Vss		High-speed on-chip oscillator on = 8 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	2	_	mA
		Low-speed on-chip oscillator mode	High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR47 = 1	-	130	300	μΑ
		Low-speed clock mode	High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (low drive) FMR47 = 1	-	130	300	μA
			High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (low drive) Program operation on RAM Flash memory off, FMSTP = 1	-	30	_	μΑ
		Wait mode	High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	-	25	70	μΑ
			High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	-	23	55	μΑ
			High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (high drive) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1 BGR trimming circuit disabled (BGRCR0 = 1)	_	3.8	_	μΑ
			High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (low drive) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1 BGR trimming circuit disabled (BGRCR0 = 1)	_	2	_	μA
			High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (high drive) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1 BGR trimming circuit enabled (BGRCR0 = 0)	_	8	-	μΑ
			High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (low drive) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1 BGR trimming circuit enabled (BGRCR0 = 0)	_	6	-	μΑ
		Stop mode	XCIN clock off, Topr = 25°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0 BGR trimming circuit disabled (BGRCR0 = 1)	_	0.7	3	μΑ
			XCIN clock off, Topr = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0 BGR trimming circuit disabled (BGRCR0 = 1)	_	1.1	_	μΑ
			XCIN clock off, Topr = $25^{\circ}$ C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0 BGR trimming circuit enabled (BGRCR0 = 0)	-	5	7	μΑ
			XCIN clock off, Topr = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0 BGR trimming circuit enabled (BGRCR0 = 0)	_	5.5	-	μΑ

Symbol	Parameter	Condition	Standard			Linit	
Symbol	Fai	ameter	Condition	Min.	Тур.	Max.	Onit
Vон	Output "H" voltage		Iон = -1 mA	Vcc - 0.5	-	Vcc	V
Vol	Output "L" voltage		IOL = 1 mA	-	-	0.5	V
Vt+-Vt-	Hysteresis	INT0, INT1, INT2, INT4, KI0, KI1, KI2, KI3, RXD0, RXD2, CLK0, CLK2		0.05	0.3	_	V
		RESET		0.05	0.15	-	V
Ін	Input "H" current		VI = 2.2 V	-	-	4.0	μΑ
lı∟	Input "L" current		VI = 0 V	-	-	-4.0	μΑ
RPULLUP	Pull-up resistance		VI = 0 V	100	200	600	kΩ
RfxCIN	Feedback resistance	XCIN		-	35	-	MΩ
VRAM	RAM hold voltage		During stop mode	1.8	-	-	V

Table 5 24	Electrical	Characteristics	(5)	$[V_{CC} = 22V]$
	Liectifical	Gharacteristics	$(\mathbf{J})$	

NOTE: 1. Vcc = 2.2 V at T<sub>opr</sub> = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.

Symbol	Parameter		Standard		
Symbol	Falameter	Min.	Max.	Offic	
tc(CK)	CLKi input cycle time	800	-	ns	
tW(CKH)	CLKi input "H" width	400	-	ns	
tW(CKL)	CLKi input "L" width	400	-	ns	
td(C-Q)	TXDi output delay time	-	200	ns	
th(C-Q)	TXDi hold time	0	-	ns	
tsu(D-C)	RXDi input setup time	150	-	ns	
th(C-D)	RXDi input hold time	90	-	ns	

i = 0 or 2





# Table 5.29 External Interrupt INTi (i = 0, 1, 2, 4) Input

Symbol	Paramotor		Standard		
Symbol	Falameter	Min.	Max.	Unit	
tw(INH)	INTi input "H" width	1000(1)	-	ns	
tw(INL)	INTi input "L" width	1000 <sup>(2)</sup>	-	ns	

NOTES:

1. When selecting the digital filter by the INTi input filter select bit, use an INTi input HIGH width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.

2. When selecting the digital filter by the INTi input filter select bit, use an INTi input LOW width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.





# RenesasTechnology Corp. sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

- Benesas lechnology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan
  Pines
  This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for their use. Renesas neither makes warranties or representations with respect to the accuracy or completeness of the information in this document.
  This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for the intersect on the information in this document.
  The product data. diagrams, charts, programs, algorithms, and application circuit examples.
  Out on timited to, product data. diagrams, charts, programs, algorithms, and application scuch as the development of weapons of mass and regulations, and proceedures required by such laws and regulations.
  Al Information included in this document, such as product data, diagrams, charts, programs, algorithms, and application circuit examples, is current as of the date this document, but he spould data, diagrams, charts, programs, algorithms, and application is activated in this document, such as product data, diagrams, charts, programs, algorithms, and application is additional and different information in the date this document, but Renesas assumes no liability whatsoever for any damages incurred as a set of the resonabile care in compling the information in this document, but Renesas assumes no liability whatsoever for any damages incurred as a disclosed by Renesas as sub eventsome and explaint compling the information in the date the information in light of the total system before deciding about the applicability of any applications, and processes in the information in the date this document.
  When using or otherwise religing the information in the date this document.
  When using or otherwise religing the information in the date this document.
  When using or otherwi



### **RENESAS SALES OFFICES**

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

### Renesas Technology America, Inc.

450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K. Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology (Shanghai) Co., Ltd. Unit 204, 205, AZIACenter, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120 Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7858/7898

Renesas Technology Hong Kong Ltd. 7th Floor, North Tower, World Finance Centre, Harbour City, Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2377-3473

Renesas Technology Taiwan Co., Ltd. 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 3518-3399

### Renesas Technology Singapore Pte. Ltd.

1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001

Renesas Technology Korea Co., Ltd. Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145

Renesas Technology Malaysia Sdn. Bhd Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: <603> 7955-9390, Fax: <603> 7955-9510

http://www.renesas.com