



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

| | |
|----------------------------|---|
| Product Status | Active |
| Core Processor | R8C |
| Core Size | 16-Bit |
| Speed | 8MHz |
| Connectivity | LINbus, SIO, UART/USART |
| Peripherals | POR, PWM, Voltage Detect, WDT |
| Number of I/O | 27 |
| Program Memory Size | 32KB (32K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 1K x 8 |
| Voltage - Supply (Vcc/Vdd) | 2.2V ~ 5.5V |
| Data Converters | - |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 32-LQFP |
| Supplier Device Package | 32-LQFP (7x7) |
| Purchase URL | https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f212g6sdfp-u0 |

Notice

1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
7. Renesas Electronics products are classified according to the following three quality grades: “Standard”, “High Quality”, and “Specific”. The recommended applications for each Renesas Electronics product depends on the product’s quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as “Specific” without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as “Specific” or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is “Standard” unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - “Standard”: Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - “High Quality”: Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
 - “Specific”: Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.

(Note 1) “Renesas Electronics” as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.

(Note 2) “Renesas Electronics product(s)” means any product developed or manufactured by or for Renesas Electronics.

Table 1.3 Pin Name Information by Pin Number

| Pin Number | Control Pin | Port | I/O Pin Functions for of Peripheral Modules | | | |
|------------|-------------|--------|---|--------------------------------|------------------|------------|
| | | | Interrupt | Timer | Serial Interface | Comparator |
| 1 | | P3_5 | | TRFO12 | | |
| 2 | | P3_7 | | (TRA0)/(TRFO11) ⁽¹⁾ | | |
| 3 | RESET | | | | | |
| 4 | XCOUT | (P4_4) | | | | |
| 5 | VSS | | | | | |
| 6 | XCIN | (P4_3) | | | | |
| 7 | VCC | | | | | |
| 8 | MODE | | | | | |
| 9 | | P4_5 | INT0 | | | |
| 10 | | P1_7 | INT1 | TRAIO | | |
| 11 | | P3_6 | (INT1) ⁽¹⁾ | | | |
| 12 | | P3_1 | | TRBO | | |
| 13 | | P3_0 | | TRA0 | | |
| 14 | | P3_2 | INT2 | | | |
| 15 | | P1_6 | | | CLK0 | VCOUT2 |
| 16 | | P1_5 | (INT1) ⁽¹⁾ | (TRAIO) ⁽¹⁾ | RXD0 | |
| 17 | | P1_4 | | | TXD0 | |
| 18 | | P1_3 | KI3 | (TRBO) ⁽¹⁾ | | VCOUT1 |
| 19 | | P1_2 | KI2 | TRFO02 | | CVREF |
| 20 | | P6_5 | | (TREO) ⁽¹⁾ | CLK2 | |
| 21 | | P1_1 | KI1 | TRFO01 | | VCMP2 |
| 22 | | P1_0 | KI0 | TRFO00 | | VCMP1 |
| 23 | | P3_3 | | TRFO10/TRFI | | |
| 24 | | P3_4 | | TRFO11 | | |
| 25 | | P0_7 | (KI0) ⁽¹⁾ | | | |
| 26 | | P0_6 | INT4 | | | |
| 27 | | P0_5 | | | | |
| 28 | | P0_4 | | (TREO) ⁽¹⁾ | | |
| 29 | | P6_3 | | | TXD2 | |
| 30 | | P6_0 | | TREO | | |
| 31 | | P6_6 | (KI1) ⁽¹⁾ | | | |
| 32 | | P6_4 | | | RXD2 | |

NOTE:

1. Can be assigned to the pin in parentheses by a program.

2. Central Processing Unit (CPU)

Figure 2.1 shows the CPU Registers. The CPU contains 13 registers. R0, R1, R2, R3, A0, A1, and FB configure a register bank. There are two sets of register bank.




Figure 2.1 CPU Registers

3. Memory

Figure 3.1 is a Memory Map of R8C/2G Group. The R8C/2G group has 1 Mbyte of address space from addresses 00000h to FFFFFh.

The internal ROM is allocated lower addresses, beginning with address 00000h. For example, a 16-Kbyte internal ROM area is allocated addresses 0C000h to 0FFFFh.

The fixed interrupt vector table is allocated addresses 0FFDCh to 0FFFFh. They store the starting address of each interrupt routine.

The internal RAM is allocated higher addresses beginning with address 00400h. For example, a 1-Kbyte internal RAM area is allocated addresses 00400h to 007FFh. The internal RAM is used not only for storing data but also for calling subroutines and as stacks when interrupt requests are acknowledged.

Special function registers (SFRs) are allocated addresses 00000h to 002FFh. The peripheral function control registers are allocated here. All addresses within the SFR, which have nothing allocated are reserved for future use and cannot be accessed by users.




Figure 3.1 Memory Map of R8C/2G Group

4. Special Function Registers (SFRs)

An SFR (special function register) is a control register for a peripheral function. Tables 4.1 to 4.12 list the special function registers.

Table 4.1 SFR Information (1)(1)

| Address | Register | Symbol | After reset |
|---------|--|---------|---------------------|
| 0000h | | | |
| 0001h | | | |
| 0002h | | | |
| 0003h | | | |
| 0004h | Processor Mode Register 0 | PM0 | 00h |
| 0005h | Processor Mode Register 1 | PM1 | 00h |
| 0006h | System Clock Control Register 0 | CM0 | 01011000b |
| 0007h | System Clock Control Register 1 | CM1 | 00h |
| 0008h | | | |
| 0009h | | | |
| 000Ah | Protect Register | PRCR | 00h |
| 000Bh | | | |
| 000Ch | System Clock Select Register | OCD | 00000100b |
| 000Dh | Watchdog Timer Reset Register | WDTR | XXh |
| 000Eh | Watchdog Timer Start Register | WDTS | XXh |
| 000Fh | Watchdog Timer Control Register | WDC | 00X11111b |
| 0010h | Address Match Interrupt Register 0 | RMAD0 | 00h |
| 0011h | | | 00h |
| 0012h | | | 00h |
| 0013h | Address Match Interrupt Enable Register | AIER | 00h |
| 0014h | Address Match Interrupt Register 1 | RMAD1 | 00h |
| 0015h | | | 00h |
| 0016h | | | 00h |
| 0017h | | | |
| 0018h | | | |
| 0019h | | | |
| 001Ah | | | |
| 001Bh | | | |
| 001Ch | Count Source Protection Mode Register | CSPR | 00h 10000000b(2) |
| 001Dh | | | |
| 001Eh | | | |
| 001Fh | | | |
| 0020h | High-Speed On-Chip Oscillator Control Register 0 | HRA0 | 00h |
| 0021h | High-Speed On-Chip Oscillator Control Register 1 | HRA1 | When Shipping |
| 0022h | High-Speed On-Chip Oscillator Control Register 2 | HRA2 | 00h |
| 0023h | | | |
| 0024h | | | |
| 0025h | | | |
| 0026h | | | |
| 0027h | | | |
| 0028h | Clock Prescaler Reset Flag | CPSRF | 00h |
| 0029h | High-Speed On-Chip Oscillator Control Register 4 | FRA4 | When Shipping |
| 002Ah | | | |
| 002Bh | High-Speed On-Chip Oscillator Control Register 6 | FRA6 | When Shipping |
| 002Ch | | | |
| 002Dh | | | |
| 002Eh | BGR Trimming Auxiliary Register A | BGRTRMA | When Shipping |
| 002Fh | BGR Trimming Auxiliary Register B | BGRTRMB | When Shipping |

X: Undefined

NOTES:

1. The blank regions are reserved. Do not access locations in these regions.
2. The CSPROINI bit in the OFS register is set to 0.

Table 4.2 SFR Information (2)(1)

| Address | Register | Symbol | After reset |
|---------|---|---------|------------------------------|
| 0030h | | | |
| 0031h | Voltage Detection Register 1(2) | VCA1 | 00001000b |
| 0032h | Voltage Detection Register 2(2) | VCA2 | 00h(3) 00100000b(4) |
| 0033h | | | |
| 0034h | | | |
| 0035h | | | |
| 0036h | Voltage Monitor 1 Circuit Control Register(5) | VW1C | 00001010b |
| 0037h | Voltage Monitor 2 Circuit Control Register(5) | VW2C | 00000010b |
| 0038h | Voltage Monitor 0 Circuit Control Register(2) | VW0C | 1000X010b(3) 1100X011b(4) |
| 0039h | | | |
| 003Ah | | | |
| 003Bh | Voltage Detection Circuit External Input Control Register | VCAB | 00h |
| 003Ch | Comparator Mode Register | ALCMR | 00h |
| 003Dh | Voltage Monitor Circuit Edge Select Register | VCAC | 00h |
| 003Eh | BGR Control Register | BGRCR | 00h |
| 003Fh | BGR Trimming Register | BGRTRM | When Shipping |
| 0040h | | | |
| 0041h | Comparator 1 Interrupt Control Register | VCMP1IC | XXXXX000b |
| 0042h | Comparator 2 Interrupt Control Register | VCMP2IC | XXXXX000b |
| 0043h | | | |
| 0044h | | | |
| 0045h | | | |
| 0046h | | | |
| 0047h | | | |
| 0048h | | | |
| 0049h | | | |
| 004Ah | Timer RE Interrupt Control Register | TREIC | XXXXX000b |
| 004Bh | UART2 Transmit Interrupt Control Register | S2TIC | XXXXX000b |
| 004Ch | UART2 Receive Interrupt Control Register | S2RIC | XXXXX000b |
| 004Dh | Key Input Interrupt Control Register | KUPIC | XXXXX000b |
| 004Eh | | | |
| 004Fh | | | |
| 0050h | Compare 1 Interrupt Control Register | CMP1IC | XXXXX000b |
| 0051h | UART0 Transmit Interrupt Control Register | S0TIC | XXXXX000b |
| 0052h | UART0 Receive Interrupt Control Register | S0RIC | XXXXX000b |
| 0053h | | | |
| 0054h | | | |
| 0055h | INT2 Interrupt Control Register | INT2IC | XX00X000b |
| 0056h | Timer RA Interrupt Control Register | TRAIC | XXXXX000b |
| 0057h | | | |
| 0058h | Timer RB Interrupt Control Register | TRBIC | XXXXX000b |
| 0059h | INT1 Interrupt Control Register | INT1IC | XX00X000b |
| 005Ah | | | |
| 005Bh | Timer RF Interrupt Control Register | TRFIC | XXXXX000b |
| 005Ch | Compare 0 Interrupt Control Register | CMP0IC | XXXXX000b |
| 005Dh | INT0 Interrupt Control Register | INT0IC | XX00X000b |
| 005Eh | INT4 Interrupt Control Register | INT4IC | XX00X000b |
| 005Fh | Capture Interrupt Control Register | CAPIC | XXXXX000b |
| 0060h | | | |
| 0061h | | | |
| 0062h | | | |
| 0063h | | | |
| 0064h | | | |
| 0065h | | | |
| 0066h | | | |
| 0067h | | | |
| 0068h | | | |
| 0069h | | | |
| 006Ah | | | |
| 006Bh | | | |
| 006Ch | | | |
| 006Dh | | | |
| 006Eh | | | |
| 006Fh | | | |

X: Undefined

NOTES:

1. The blank regions are reserved. Do not access locations in these regions.
2. Software reset, watchdog timer reset, voltage monitor 1 reset, or voltage monitor 2 reset do not affect this register.
3. The LVD0ON bit in the OFS register is set to 1 and hardware reset.
4. Power-on reset, voltage monitor 0 reset, or the LVD0ON bit in the OFS register is set to 0 and hardware reset.
5. Software reset, watchdog timer reset, voltage monitor 1 reset, or voltage monitor 2 reset do not affect b2 and b3.

Table 4.3 SFR Information (3)⁽¹⁾

| Address | Register | Symbol | After reset |
|---------|---|--------|-------------|
| 0070h | | | |
| 0071h | | | |
| 0072h | | | |
| 0073h | | | |
| 0074h | | | |
| 0075h | | | |
| 0076h | | | |
| 0077h | | | |
| 0078h | | | |
| 0079h | | | |
| 007Ah | | | |
| 007Bh | | | |
| 007Ch | | | |
| 007Dh | | | |
| 007Eh | | | |
| 007Fh | | | |
| 0080h | | | |
| 0081h | | | |
| 0082h | | | |
| 0083h | | | |
| 0084h | | | |
| 0085h | | | |
| 0086h | | | |
| 0087h | | | |
| 0088h | | | |
| 0089h | | | |
| 008Ah | | | |
| 008Bh | | | |
| 008Ch | | | |
| 008Dh | | | |
| 008Eh | | | |
| 008Fh | | | |
| 0090h | | | |
| 0091h | | | |
| 0092h | | | |
| 0093h | | | |
| 0094h | | | |
| 0095h | | | |
| 0096h | | | |
| 0097h | | | |
| 0098h | | | |
| 0099h | | | |
| 009Ah | | | |
| 009Bh | | | |
| 009Ch | | | |
| 009Dh | | | |
| 009Eh | | | |
| 009Fh | | | |
| 00A0h | UART0 Transmit/Receive Mode Register | U0MR | 00h |
| 00A1h | UART0 Bit Rate Register | U0BRG | XXh |
| 00A2h | UART0 Transmit Buffer Register | U0TB | XXh |
| 00A3h | | | XXh |
| 00A4h | UART0 Transmit/Receive Control Register 0 | U0C0 | 00001000b |
| 00A5h | UART0 Transmit/Receive Control Register 1 | U0C1 | 00000010b |
| 00A6h | UART0 Receive Buffer Register | U0RB | XXh |
| 00A7h | | | XXh |
| 00A8h | | | |
| 00A9h | | | |
| 00AAh | | | |
| 00ABh | | | |
| 00ACh | | | |
| 00ADh | | | |
| 00AEh | | | |
| 00AFh | | | |

X: Undefined

NOTE:

1. The blank regions are reserved. Do not access locations in these regions.

Table 4.7 SFR Information (7)⁽¹⁾

| Address | Register | Symbol | After reset |
|---------|----------|--------|-------------|
| 0170h | | | |
| 0171h | | | |
| 0172h | | | |
| 0173h | | | |
| 0174h | | | |
| 0175h | | | |
| 0176h | | | |
| 0177h | | | |
| 0178h | | | |
| 0179h | | | |
| 017Ah | | | |
| 017Bh | | | |
| 017Ch | | | |
| 017Dh | | | |
| 017Eh | | | |
| 017Fh | | | |
| 0180h | | | |
| 0181h | | | |
| 0182h | | | |
| 0183h | | | |
| 0184h | | | |
| 0185h | | | |
| 0186h | | | |
| 0187h | | | |
| 0188h | | | |
| 0189h | | | |
| 018Ah | | | |
| 018Bh | | | |
| 018Ch | | | |
| 018Dh | | | |
| 018Eh | | | |
| 018Fh | | | |
| 0190h | | | |
| 0191h | | | |
| 0192h | | | |
| 0193h | | | |
| 0194h | | | |
| 0195h | | | |
| 0196h | | | |
| 0197h | | | |
| 0198h | | | |
| 0199h | | | |
| 019Ah | | | |
| 019Bh | | | |
| 019Ch | | | |
| 019Dh | | | |
| 019Eh | | | |
| 019Fh | | | |
| 01A0h | | | |
| 01A1h | | | |
| 01A2h | | | |
| 01A3h | | | |
| 01A4h | | | |
| 01A5h | | | |
| 01A6h | | | |
| 01A7h | | | |
| 01A8h | | | |
| 01A9h | | | |
| 01AAh | | | |
| 01ABh | | | |
| 01ACh | | | |
| 01ADh | | | |
| 01AEh | | | |
| 01AFh | | | |

X: Undefined

NOTE:

1. The blank regions are reserved. Do not access locations in these regions.

Table 4.8 SFR Information (8)(1)

| Address | Register | Symbol | After reset |
|---------|---------------------------------|--------|-------------|
| 01B0h | | | |
| 01B1h | | | |
| 01B2h | | | |
| 01B3h | Flash Memory Control Register 4 | FMR4 | 01000000b |
| 01B4h | | | |
| 01B5h | Flash Memory Control Register 1 | FMR1 | 1000000Xb |
| 01B6h | | | |
| 01B7h | Flash Memory Control Register 0 | FMR0 | 00000001b |
| 01B8h | | | |
| 01B9h | | | |
| 01BAh | | | |
| 01BBh | | | |
| 01BCh | | | |
| 01BDh | | | |
| 01BEh | | | |
| 01BFh | | | |
| 01C0h | | | |
| 01C1h | | | |
| 01C2h | | | |
| 01C3h | | | |
| 01C4h | | | |
| 01C5h | | | |
| 01C6h | | | |
| 01C7h | | | |
| 01C8h | | | |
| 01C9h | | | |
| 01CAh | | | |
| 01CBh | | | |
| 01CCh | | | |
| 01CDh | | | |
| 01CEh | | | |
| 01CFh | | | |
| 01D0h | | | |
| 01D1h | | | |
| 01D2h | | | |
| 01D3h | | | |
| 01D4h | | | |
| 01D5h | | | |
| 01D6h | | | |
| 01D7h | | | |
| 01D8h | | | |
| 01D9h | | | |
| 01DAh | | | |
| 01DBh | | | |
| 01DCh | | | |
| 01DDh | | | |
| 01DEh | | | |
| 01DFh | | | |
| 01E0h | | | |
| 01E1h | | | |
| 01E2h | | | |
| 01E3h | | | |
| 01E4h | | | |
| 01E5h | | | |
| 01E6h | | | |
| 01E7h | | | |
| 01E8h | | | |
| 01E9h | | | |
| 01EAh | | | |
| 01EBh | | | |
| 01ECh | | | |
| 01EDh | | | |
| 01EEh | | | |
| 01EFh | | | |

X: Undefined

NOTE:

1. The blank regions are reserved. Do not access locations in these regions.

Table 4.9 SFR Information (9)⁽¹⁾

| Address | Register | Symbol | After reset |
|---------|----------|--------|-------------|
| 01F0h | | | |
| 01F1h | | | |
| 01F2h | | | |
| 01F3h | | | |
| 01F4h | | | |
| 01F5h | | | |
| 01F6h | | | |
| 01F7h | | | |
| 01F8h | | | |
| 01F9h | | | |
| 01FAh | | | |
| 01FBh | | | |
| 01FCh | | | |
| 01FDh | | | |
| 01FEh | | | |
| 01FFh | | | |
| 0200h | | | |
| 0201h | | | |
| 0202h | | | |
| 0203h | | | |
| 0204h | | | |
| 0205h | | | |
| 0206h | | | |
| 0207h | | | |
| 0208h | | | |
| 0209h | | | |
| 020Ah | | | |
| 020Bh | | | |
| 020Ch | | | |
| 020Dh | | | |
| 020Eh | | | |
| 020Fh | | | |
| 0210h | | | |
| 0211h | | | |
| 0212h | | | |
| 0213h | | | |
| 0214h | | | |
| 0215h | | | |
| 0216h | | | |
| 0217h | | | |
| 0218h | | | |
| 0219h | | | |
| 021Ah | | | |
| 021Bh | | | |
| 021Ch | | | |
| 021Dh | | | |
| 021Eh | | | |
| 021Fh | | | |
| 0220h | | | |
| 0221h | | | |
| 0222h | | | |
| 0223h | | | |
| 0224h | | | |
| 0225h | | | |
| 0226h | | | |
| 0227h | | | |
| 0228h | | | |
| 0229h | | | |
| 022Ah | | | |
| 022Bh | | | |
| 022Ch | | | |
| 022Dh | | | |
| 022Eh | | | |
| 022Fh | | | |

X: Undefined

NOTE:

1. The blank regions are reserved. Do not access locations in these regions.

Table 4.11 SFR Information (11)(1)

| Address | Register | Symbol | After reset |
|---------|--------------------------------|--------|----------------------|
| 0270h | | | |
| 0271h | | | |
| 0272h | | | |
| 0273h | | | |
| 0274h | | | |
| 0275h | | | |
| 0276h | | | |
| 0277h | | | |
| 0278h | | | |
| 0279h | | | |
| 027Ah | | | |
| 027Bh | | | |
| 027Ch | | | |
| 027Dh | | | |
| 027Eh | | | |
| 027Fh | | | |
| 0280h | | | |
| 0281h | | | |
| 0282h | | | |
| 0283h | | | |
| 0284h | | | |
| 0285h | | | |
| 0286h | | | |
| 0287h | | | |
| 0288h | | | |
| 0289h | | | |
| 028Ah | | | |
| 028Bh | | | |
| 028Ch | | | |
| 028Dh | | | |
| 028Eh | | | |
| 028Fh | | | |
| 0290h | Timer RF Register | TRF | 00h |
| 0291h | | | 00h |
| 0292h | | | |
| 0293h | | | |
| 0294h | | | |
| 0295h | | | |
| 0296h | | | |
| 0297h | | | |
| 0298h | | | |
| 0299h | Timer RF Control Register 2 | TRFCR2 | 00h |
| 029Ah | Timer RF Control Register 0 | TRFCR0 | 00h |
| 029Bh | Timer RF Control Register 1 | TRFCR1 | 00h |
| 029Ch | Capture and Compare 0 Register | TRFM0 | 0000h ⁽²⁾ |
| 029Dh | | | FFFFh ⁽³⁾ |
| 029Eh | Compare 1 Register | TRFM1 | FFh |
| 029Fh | | | FFh |
| 02A0h | | | |
| 02A1h | | | |
| 02A2h | | | |
| 02A3h | | | |
| 02A4h | | | |
| 02A5h | | | |
| 02A6h | | | |
| 02A7h | | | |
| 02A8h | | | |
| 02A9h | | | |
| 02AAh | | | |
| 02ABh | | | |
| 02ACh | | | |
| 02ADh | | | |
| 02AEh | | | |
| 02AFh | | | |

X: Undefined

NOTES:

1. The blank regions are reserved. Do not access locations in these regions.
2. After input capture mode.
3. After output compare mode.

Table 5.12 Electrical Characteristics (1) [V_{CC} = 5 V]

| Symbol | Parameter | | Condition | Standard | | | Unit |
|----------------------------------|---------------------|---|---|-----------------------|------|-----------------|------|
| | | | | Min. | Typ. | Max. | |
| V _{OH} | Output "H" voltage | | I _{OH} = -5 mA | V _{CC} - 2.0 | - | V _{CC} | V |
| | | | I _{OH} = -200 μA | V _{CC} - 0.5 | - | V _{CC} | V |
| V _{OL} | Output "L" voltage | | I _{OL} = 5 mA | - | - | 2.0 | V |
| | | | I _{OL} = 200 μA | - | - | 0.45 | V |
| V _{T+} -V _{T-} | Hysteresis | INT0, INT1, INT2, INT4, K10, K11, K12, K13, RXD0, RXD2, CLK0, CLK2 | | 0.1 | 0.5 | - | V |
| | | RESET | | 0.1 | 1.0 | - | V |
| I _{IH} | Input "H" current | | V _I = 5 V, V _{CC} = 5 V | - | - | 5.0 | μA |
| I _{IL} | Input "L" current | | V _I = 0 V, V _{CC} = 5 V | - | - | -5.0 | μA |
| R _{PULLUP} | Pull-up resistance | | V _I = 0 V, V _{CC} = 5 V | 30 | 50 | 167 | kΩ |
| R _{XCIN} | Feedback resistance | XCIN | | - | 18 | - | MΩ |
| V _{RAM} | RAM hold voltage | | During stop mode | 2.0 | - | - | V |

NOTE:

- V_{CC} = 4.2 to 5.5 V at T_{opr} = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.


Table 5.13 Electrical Characteristics (2) [Vcc = 5 V]
(Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)

| Symbol | Parameter | Condition | Standard | | | Unit | |
|--------|--|---------------------------------------|---|------|------|------|----|
| | | | Min. | Typ. | Max. | | |
| Icc | Power supply current (Vcc = 3.3 to 5.5 V) Single-chip mode, output pins are open, other pins are Vss | High-speed on-chip oscillator mode | High-speed on-chip oscillator on = 8 MHz Low-speed on-chip oscillator on = 125 kHz No division | — | 5 | 8 | mA |
| | | | High-speed on-chip oscillator on = 8 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8 | — | 2 | — | mA |
| | | Low-speed on-chip oscillator mode | High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR47 = 1 | — | 130 | 300 | μA |
| | | Low-speed clock mode | High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (low drive) FMR47 = 1 | — | 130 | 300 | μA |
| | | | High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (low drive) Program operation on RAM Flash memory off, FMSTP = 1 | — | 30 | — | μA |
| | | Wait mode | High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0 VCA20 = 1 | — | 25 | 75 | μA |
| | | | High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0 VCA20 = 1 | — | 23 | 60 | μA |
| | | | High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (high drive) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1 BGR trimming circuit disabled (BGRCR0 = 1) | — | 4 | — | μA |
| | | | High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (low drive) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1 BGR trimming circuit disabled (BGRCR0 = 1) | — | 2.2 | — | μA |
| | | | High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (high drive) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1 BGR trimming circuit enabled (BGRCR0 = 0) | — | 8 | — | μA |
| | | | High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (low drive) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1 BGR trimming circuit enabled (BGRCR0 = 0) | — | 6 | — | μA |
| | | | XCIN clock off, Topr = 25°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0 BGR trimming circuit disabled (BGRCR0 = 1) | — | 0.8 | 3 | μA |
| | | Stop mode | XCIN clock off, Topr = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0 BGR trimming circuit disabled (BGRCR0 = 1) | — | 1.2 | — | μA |
| | | | XCIN clock off, Topr = 25°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0 BGR trimming circuit enabled (BGRCR0 = 0) | — | 5 | 8 | μA |
| | | | XCIN clock off, Topr = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0 BGR trimming circuit enabled (BGRCR0 = 0) | — | 5.5 | — | μA |
| | | | XCIN clock off, Topr = 25°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0 BGR trimming circuit enabled (BGRCR0 = 0) | — | 5.5 | — | μA |

Table 5.16 Serial Interface

| Symbol | Parameter | Standard | | Unit |
|---------------|------------------------|----------|------|------|
| | | Min. | Max. | |
| $t_{c(CK)}$ | CLKi input cycle time | 200 | — | ns |
| $t_{w(CKH)}$ | CLKi input "H" width | 100 | — | ns |
| $t_{w(CKL)}$ | CLKi input "L" width | 100 | — | ns |
| $t_{d(C-Q)}$ | TXDi output delay time | — | 50 | ns |
| $t_{h(C-Q)}$ | TXDi hold time | 0 | — | ns |
| $t_{su(D-C)}$ | RXDi input setup time | 50 | — | ns |
| $t_{h(C-D)}$ | RXDi input hold time | 90 | — | ns |

i = 0 or 2

**Figure 5.5 Serial Interface Timing Diagram when Vcc = 5 V****Table 5.17 External Interrupt \overline{INTi} (i = 0, 1, 2, 4) Input**

| Symbol | Parameter | Standard | | Unit |
|--------------|-----------------------------------|--------------------|------|------|
| | | Min. | Max. | |
| $t_{w(INH)}$ | \overline{INTi} input "H" width | 250 ⁽¹⁾ | — | ns |
| $t_{w(INL)}$ | \overline{INTi} input "L" width | 250 ⁽²⁾ | — | ns |

NOTES:

1. When selecting the digital filter by the \overline{INTi} input filter select bit, use an \overline{INTi} input HIGH width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.
2. When selecting the digital filter by the \overline{INTi} input filter select bit, use an \overline{INTi} input LOW width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.



**Figure 5.6 External Interrupt \overline{INTi} Input Timing Diagram when Vcc = 5 V**

Table 5.19 Electrical Characteristics (4) [Vcc = 3 V]
(Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)

| Symbol | Parameter | Condition | | Standard | | | Unit |
|--------|--|------------------------------------|---|----------|------|------|------|
| | | | | Min. | Typ. | Max. | |
| Icc | Power supply current (Vcc = 2.7 to 3.3 V) Single-chip mode, output pins are open, other pins are Vss | High-speed on-chip oscillator mode | High-speed on-chip oscillator on = 8 MHz Low-speed on-chip oscillator on = 125 kHz No division | — | 5 | — | mA |
| | | | High-speed on-chip oscillator on = 8 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8 | — | 2 | — | mA |
| | | Low-speed on-chip oscillator mode | High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR47 = 1 | — | 130 | 300 | μA |
| | | Low-speed clock mode | High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (low drive) FMR47 = 1 | — | 130 | 300 | μA |
| | | | High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (low drive) Program operation on RAM Flash memory off, FMSTP = 1 | — | 30 | — | μA |
| | | Wait mode | High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0 VCA20 = 1 | — | 25 | 70 | μA |
| | | | High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0 VCA20 = 1 | — | 23 | 55 | μA |
| | | | High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (high drive) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1 BGR trimming circuit disabled (BGRCR0 = 1) | — | 3.8 | — | μA |
| | | | High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (low drive) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1 BGR trimming circuit disabled (BGRCR0 = 1) | — | 2 | — | μA |
| | | | High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (high drive) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1 BGR trimming circuit enabled (BGRCR0 = 0) | — | 8 | — | μA |
| | | | High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (low drive) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1 BGR trimming circuit enabled (BGRCR0 = 0) | — | 6 | — | μA |
| | | | | | | | |
| | | Stop mode | XCIN clock off, Topr = 25°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0 BGR trimming circuit disabled (BGRCR0 = 1) | — | 0.7 | 3 | μA |
| | | | XCIN clock off, Topr = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0 BGR trimming circuit disabled (BGRCR0 = 1) | — | 1.1 | — | μA |
| | | | XCIN clock off, Topr = 25°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0 BGR trimming circuit enabled (BGRCR0 = 0) | — | 5 | 7 | μA |
| | | | XCIN clock off, Topr = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0 BGR trimming circuit enabled (BGRCR0 = 0) | — | 5.5 | — | μA |

Timing requirements**(Unless Otherwise Specified: $V_{CC} = 3\text{ V}$, $V_{SS} = 0\text{ V}$ at $T_{opr} = 25^{\circ}\text{C}$) [$V_{CC} = 3\text{ V}$]****Table 5.20 XCIN Input**

| Symbol | Parameter | Standard | | Unit |
|-----------------------|-----------------------|----------|------|---------------|
| | | Min. | Max. | |
| $t_c(\text{XCIN})$ | XCIN input cycle time | 14 | – | μs |
| $t_{WH}(\text{XCIN})$ | XCIN input "H" width | 7 | – | μs |
| $t_{WL}(\text{XCIN})$ | XCIN input "L" width | 7 | – | μs |

**Figure 5.7 XCIN Input Timing Diagram when $V_{CC} = 3\text{ V}$** **Table 5.21 TRAIO Input**

| Symbol | Parameter | Standard | | Unit |
|------------------------|------------------------|----------|------|------|
| | | Min. | Max. | |
| $t_c(\text{TRAIO})$ | TRAIO input cycle time | 300 | – | ns |
| $t_{WH}(\text{TRAIO})$ | TRAIO input "H" width | 120 | – | ns |
| $t_{WL}(\text{TRAIO})$ | TRAIO input "L" width | 120 | – | ns |



**Figure 5.8 TRAIO Input Timing Diagram when $V_{CC} = 3\text{ V}$**

Table 5.22 Serial Interface

| Symbol | Parameter | Standard | | Unit |
|---------------|------------------------|----------|------|------|
| | | Min. | Max. | |
| $t_{c(CK)}$ | CLKi input cycle time | 300 | — | ns |
| $t_{w(CKH)}$ | CLKi input "H" width | 150 | — | ns |
| $t_{w(CKL)}$ | CLKi Input "L" width | 150 | — | ns |
| $t_{d(C-Q)}$ | TXDi output delay time | — | 80 | ns |
| $t_{h(C-Q)}$ | TXDi hold time | 0 | — | ns |
| $t_{su(D-C)}$ | RXDi input setup time | 70 | — | ns |
| $t_{h(C-D)}$ | RXDi input hold time | 90 | — | ns |

i = 0 or 2

**Figure 5.9 Serial Interface Timing Diagram when Vcc = 3 V****Table 5.23 External Interrupt \overline{INTi} (i = 0, 1, 2, 4) Input**

| Symbol | Parameter | Standard | | Unit |
|--------------|-----------------------------------|--------------------|------|------|
| | | Min. | Max. | |
| $t_{w(INH)}$ | \overline{INTi} input "H" width | 380 ⁽¹⁾ | — | ns |
| $t_{w(INL)}$ | \overline{INTi} input "L" width | 380 ⁽²⁾ | — | ns |

NOTES:

1. When selecting the digital filter by the \overline{INTi} input filter select bit, use an \overline{INTi} input HIGH width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.
2. When selecting the digital filter by the \overline{INTi} input filter select bit, use an \overline{INTi} input LOW width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.


**Figure 5.10 External Interrupt \overline{INTi} Input Timing Diagram when Vcc = 3 V**

Table 5.24 Electrical Characteristics (5) [V_{CC} = 2.2 V]


| Symbol | Parameter | | Condition | Standard | | | Unit |
|----------------------------------|---------------------|---|-------------------------|-----------------------|------|-----------------|------|
| | | | | Min. | Typ. | Max. | |
| V _{OH} | Output "H" voltage | | I _{OH} = -1 mA | V _{CC} - 0.5 | — | V _{CC} | V |
| V _{OL} | Output "L" voltage | | I _{OL} = 1 mA | — | — | 0.5 | V |
| V _{T+} -V _{T-} | Hysteresis | INT0, INT1, INT2, INT4, K10, K11, K12, K13, RXD0, RXD2, CLK0, CLK2 | | 0.05 | 0.3 | — | V |
| | | RESET | | 0.05 | 0.15 | — | V |
| I _{IH} | Input "H" current | | V _I = 2.2 V | — | — | 4.0 | μA |
| I _{IL} | Input "L" current | | V _I = 0 V | — | — | -4.0 | μA |
| R _{PULLUP} | Pull-up resistance | | V _I = 0 V | 100 | 200 | 600 | kΩ |
| R _{FXCIN} | Feedback resistance | XCIN | | — | 35 | — | MΩ |
| V _{RAM} | RAM hold voltage | | During stop mode | 1.8 | — | — | V |

NOTE:


- V_{CC} = 2.2 V at T_{opr} = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.

Timing requirements**(Unless Otherwise Specified: $V_{CC} = 2.2\text{ V}$, $V_{SS} = 0\text{ V}$ at $T_{opr} = 25^{\circ}\text{C}$) [$V_{CC} = 2.2\text{ V}$]****Table 5.26 XCIN Input**

| Symbol | Parameter | Standard | | Unit |
|-----------------------|-----------------------|----------|------|---------------|
| | | Min. | Max. | |
| $t_c(\text{XCIN})$ | XCIN input cycle time | 14 | – | μs |
| $t_{WH}(\text{XCIN})$ | XCIN input "H" width | 7 | – | μs |
| $t_{WL}(\text{XCIN})$ | XCIN input "L" width | 7 | – | μs |

**Figure 5.11 XCIN Input Timing Diagram when $V_{CC} = 2.2\text{ V}$** **Table 5.27 TRAIO Input**

| Symbol | Parameter | Standard | | Unit |
|------------------------|------------------------|----------|------|------|
| | | Min. | Max. | |
| $t_c(\text{TRAIO})$ | TRAIO input cycle time | 500 | – | ns |
| $t_{WH}(\text{TRAIO})$ | TRAIO input "H" width | 200 | – | ns |
| $t_{WL}(\text{TRAIO})$ | TRAIO input "L" width | 200 | – | ns |

**Figure 5.12 TRAIO Input Timing Diagram when $V_{CC} = 2.2\text{ V}$**

| | |
|------------------|------------------------|
| REVISION HISTORY | R8C/2G Group Datasheet |
|------------------|------------------------|

| Rev. | Date | Description | |
|------|--------------|-------------|--|
| | | Page | Summary |
| 0.10 | Jul 20, 2007 | – | First Edition issued |
| 0.20 | Nov 12, 2007 | 2 | Table 1.1 I/O Ports: “• Output-only: 1” added “• CMOS I/O ports: 28” → “• CMOS I/O ports: 27” |
| | | 4 | Figure 1.2 revised |
| | | 5 | Figure 1.3 revised |
| | | 6 | Table 1.3 Pin Number: 4, 6, 20 revised |
| | | 7 | Table 1.4 I/O port: “P4_3 to P4_5” → “P4_3, P4_5” Output port added |
| | | 12 | Table 4.1 0006h “01001000b” → “01011000b” |
| | | 16 | Table 4.5 0118h to 011Dh: After reset revised 011Fh “Timer RE Real-Time Clock Precision Adjust Register” added |
| | | 24 | Table 5.2 NOTE2 revised |
| 1.00 | Apr 04, 2008 | All pages | “Under development” deleted |
| | | 2 | Table 1.1 revised |
| | | 3 | Table 1.2 “(D): Under development” deleted |
| | | 11 | Figure 3.1 “Expanded area” deleted |
| | | 12 | Table 4.1 “002Eh” “002Fh” revised |
| | | 13 | Table 4.2 “003Eh” “003Fh” revised |
| | | 25 | Table 5.3 revised Figure 5.2 deleted |
| | | 28 | Table 5.8, Table 5.11 revised Table 5.9 revised, NOTE3 added |
| | | 30 | Table 5.13 revised |
| | | 34 | Table 5.19 revised |
| | | 38 | Table 5.25 revised |
| | | | |

All trademarks and registered trademarks are the property of their respective owners.