

Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	ARM7®
Core Size	16/32-Bit
Speed	70MHz
Connectivity	I <sup>2</sup> C, Microwire, SPI, SSI, SSP, UART/USART
Peripherals	POR, PWM, WDT
Number of I/O	32
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	1.65V ~ 3.6V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	48-VFQFN Exposed Pad
Supplier Device Package	48-HVQFN (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/lpc2102fhn48-551

- Two 16-bit timers/external event counters with combined three capture and seven compare channels.
- Low power Real-Time Clock (RTC) with independent power and dedicated 32 kHz clock input.
- Multiple serial interfaces including two UARTs (16C550), two Fast I<sup>2</sup>C-buses (400 kbit/s), SPI and SSP with buffering and variable data length capabilities.
- Vectored interrupt controller with configurable priorities and vector addresses.
- Up to thirty-two, 5 V tolerant fast general purpose I/O pins.
- Up to 13 edge or level sensitive external interrupt pins available.
- 70 MHz maximum CPU clock available from programmable on-chip PLL with a possible input frequency of 10 MHz to 25 MHz and a settling time of 100 μs.
- On-chip integrated oscillator operates with an external crystal in the range from 1 MHz to 25 MHz.
- Power saving modes include Idle mode, Power-down mode with RTC active, and Power-down mode.
- Individual enable/disable of peripheral functions as well as peripheral clock scaling for additional power optimization.
- Processor wake-up from Power-down and Deep power-down (Revision A and higher) mode via external interrupt or RTC.

## 3. Ordering information

Table 1. Ordering information

Type number	Package					
	Name	Description	Version			
LPC2101FBD48	LQFP48	plastic low profile quad flat package; 48 leads; body $7 \times 7 \times 1.4 \text{ mm}$	SOT313-2			
LPC2102FBD48	LQFP48	plastic low profile quad flat package; 48 leads; body $7 \times 7 \times 1.4 \text{ mm}$	SOT313-2			
LPC2103FBD48	LQFP48	plastic low profile quad flat package; 48 leads; body $7 \times 7 \times 1.4 \text{ mm}$	SOT313-2			
LPC2102FHN48	HVQFN48	plastic thermal enhanced very thin quad flat package; no leads; 48 terminals; body $7\times7\times0.85~\text{mm}$	SOT619-7			
LPC2103FHN48	HVQFN48	plastic thermal enhanced very thin quad flat package; no leads; 48 terminals; body $7\times7\times0.85~\text{mm}$	SOT619-7			
LPC2103FHN48H	HVQFN48	plastic thermal enhanced very thin quad flat package; no leads; 48 terminals; body $6\times6\times0.85$ mm	SOT778-3			

### 3.1 Ordering options

Table 2. Ordering options

Type number	Flash memory	RAM	ADC	Temperature range (°C)
LPC2101FBD48	8 kB	2 kB	8 inputs	-40 to +85
LPC2102FBD48	16 kB	4 kB	8 inputs	-40 to +85
LPC2103FBD48	32 kB	8 kB	8 inputs	-40 to +85
LPC2102FHN48	16 kB	4 kB	8 inputs	-40 to +85
LPC2103FHN48	32 kB	8 kB	8 inputs	-40 to +85
LPC2103FHN48H	32 kB	8 kB	8 inputs	-40 to +85

## 5. Pinning information

## 5.1 Pinning




 Table 3.
 Pin description ...continued

Symbol	Pin	Туре	Description
P0.11/CTS1/	36 <u>[3]</u>	I/O	P0.11 — General purpose input/output digital pin.
CAP1.1/AD0.4		I	CTS1 — Clear to Send input for UART1.
		I	CAP1.1 — Capture input for Timer 1, channel 1.
		I	<b>AD0.4</b> — ADC 0, input 4.
P0.12/DSR1/			P0.12 — General purpose input/output digital pin.
MAT1.0/AD0.5	T1.0/AD0.5		DSR1 — Data Set Ready input for UART1.
		0	MAT1.0 — PWM output for Timer 1, channel 0.
		I	<b>AD0.5</b> — ADC 0, input 5.
P0.13/DTR1/	41 <u>[1]</u>	I/O	P0.13 — General purpose input/output digital pin.
MAT1.1		0	DTR1 — Data Terminal Ready output for UART1.
			MAT1.1 — PWM output for Timer 1, channel 1.
P0.14/DCD1/	44 <u>[4][5]</u>	I/O	P0.14 — General purpose input/output digital pin.
SCK1/EINT1		I	DCD1 — Data Carrier Detect input for UART1.
		I/O	SCK1 — Serial Clock for SPI1. SPI clock output from master or input to slave.
		I	EINT1 — External interrupt 1 input.
P0.15/RI1/	45 <u>[4]</u>	I/O	P0.15 — General purpose input/output digital pin.
EINT2		I	RI1 — Ring Indicator input for UART1.
			EINT2 — External interrupt 2 input.
P0.16/EINT0/			P0.16 — General purpose input/output digital pin.
MAT0.2			EINT0 — External interrupt 0 input.
		0	MAT0.2 — PWM output for Timer 0, channel 2.
P0.17/CAP1.2/ SCL1	47 <u><sup>[6]</sup></u>	I/O	<b>P0.17</b> — General purpose input/output digital pin. The output is not open-drain.
		I	CAP1.2 — Capture input for Timer 1, channel 2.
		I/O	<b>SCL1</b> — I <sup>2</sup> C1 clock Input/output. This pin is an open-drain output if I <sup>2</sup> C1 function is selected in the pin connect block.
P0.18/CAP1.3/ SDA1	48 <u>[6]</u>	I/O	<b>P0.18</b> — General purpose input/output digital pin. The output is not open-drain.
		I	CAP1.3 — Capture input for Timer 1, channel 3.
		I/O	<b>SDA1</b> — I <sup>2</sup> C1 data Input/output. This pin is an open-drain output if I <sup>2</sup> C1 function is selected in the pin connect block.
P0.19/MAT1.2/	1 <u>[1]</u>	I/O	P0.19 — General purpose input/output digital pin.
MISO1		0	MAT1.2 — PWM output for Timer 1, channel 2.
		I/O	<b>MISO1</b> — Master In Slave Out for SSP. Data input to SSP master or data output from SSP slave.
P0.20/MAT1.3/	2[1]	I/O	P0.20 — General purpose input/output digital pin.
MOSI1		0	MAT1.3 — PWM output for Timer 1, channel 3.
		I/O	<b>MOSI1</b> — Master Out Slave for SSP. Data output from SSP master or data input to SSP slave.
P0.21/SSEL1/	3[1]	I/O	P0.21 — General purpose input/output digital pin.
MAT3.0		ī	SSEL1 — Slave Select for SPI1. Selects the SPI interface as a slave.
		0	MAT3.0 — PWM output for Timer 3, channel 0.

## 6. Functional description

### 6.1 Architectural overview

The ARM7TDMI-S is a general purpose 32-bit microprocessor, which offers high performance and very low power consumption. The ARM architecture is based on Reduced Instruction Set Computer (RISC) principles, and the instruction set and related decode mechanism are much simpler than those of microprogrammed Complex Instruction Set Computers (CISC). This simplicity results in a high instruction throughput and impressive real-time interrupt response from a small and cost-effective processor core.

Pipeline techniques are employed so that all parts of the processing and memory systems can operate continuously. Typically, while one instruction is being executed, its successor is being decoded, and a third instruction is being fetched from memory.

The ARM7TDMI-S processor also employs a unique architectural strategy known as Thumb, which makes it ideally suited to high-volume applications with memory restrictions, or applications where code density is an issue.

The key idea behind Thumb is that of a super-reduced instruction set. Essentially, the ARM7TDMI-S processor has two instruction sets:

- The standard 32-bit ARM set.
- A 16-bit Thumb set.

The Thumb set's 16-bit instruction length allows it to approach twice the density of standard ARM code while retaining most of the ARM's performance advantage over a traditional 16-bit processor using 16-bit registers. This is possible because Thumb code operates on the same 32-bit register set as ARM code.

Thumb code is able to provide up to 65 % of the code size of ARM, and 160 % of the performance of an equivalent ARM processor connected to a 16-bit memory system.

The particular flash implementation in the LPC2101/02/03 allows for full speed execution also in ARM mode. It is recommended to program performance critical and short code sections in ARM mode. The impact on the overall code size will be minimal but the speed can be increased by 30 % over Thumb mode.

### 6.2 On-chip flash program memory

The LPC2101/02/03 incorporate a 8 kB, 16 kB or 32 kB flash memory system respectively. This memory may be used for both code and data storage. Programming of the flash memory may be accomplished in several ways. It may be programmed in system via the serial port. The application program may also erase and/or program the flash while the application is running, allowing a great degree of flexibility for data storage field firmware upgrades, etc. The entire flash memory is available for user code as the bootloader resides in a separate memory.

The LPC2101/02/03 flash memory provides a minimum of 100,000 erase/write cycles and 20 years of data-retention memory.

## 6.5 Interrupt controller

The VIC accepts all of the interrupt request inputs and categorizes them as FIQ, vectored IRQ, and non-vectored IRQ as defined by programmable settings. The programmable assignment scheme means that priorities of interrupts from the various peripherals can be dynamically assigned and adjusted.

FIQ has the highest priority. If more than one request is assigned to FIQ, the VIC combines the requests to produce the FIQ signal to the ARM processor. The fastest possible FIQ latency is achieved when only one request is classified as FIQ, because then the FIQ service routine does not need to branch into the interrupt service routine but can run from the interrupt vector location. If more than one request is assigned to the FIQ class, the FIQ service routine will read a word from the VIC that identifies which FIQ source(s) is (are) requesting an interrupt.

Vectored IRQs have the middle priority. Sixteen of the interrupt requests can be assigned to this category. Any of the interrupt requests can be assigned to any of the 16 vectored IRQ slots, among which slot 0 has the highest priority and slot 15 has the lowest.

Non-vectored IRQs have the lowest priority.

The VIC combines the requests from all the vectored and non-vectored IRQs to produce the IRQ signal to the ARM processor. The IRQ service routine can start by reading a register from the VIC and jumping there. If any of the vectored IRQs are pending, the VIC provides the address of the highest-priority requesting IRQs service routine, otherwise it provides the address of a default routine that is shared by all the non-vectored IRQs. The default routine can read another VIC register to see what IRQs are active.

#### 6.5.1 Interrupt sources

Each peripheral device has one interrupt line connected to the Vectored Interrupt Controller, but may have several internal interrupt flags. Individual interrupt flags may also represent more than one interrupt source.

### 6.6 Pin connect block

The pin connect block allows selected pins of the microcontroller to have more than one function. Configuration registers control the multiplexers to allow connection between the pin and the on chip peripherals. Peripherals should be connected to the appropriate pins prior to being activated, and prior to any related interrupt(s) being enabled. Activity of any enabled peripheral function that is not mapped to a related pin should be considered undefined.

The pin control module with its pin select registers defines the functionality of the microcontroller in a given hardware environment.

After reset all pins of Port 0 are configured as input with the following exceptions: If the DBGSEL pin is HIGH (Debug mode enabled), the JTAG pins will assume their JTAG functionality for use with EmbeddedICE and cannot be configured via the pin connect block.

### 6.7 Fast general purpose parallel I/O

Device pins that are not connected to a specific peripheral function are controlled by the GPIO registers. Pins may be dynamically configured as inputs or outputs. Separate registers allow setting or clearing any number of outputs simultaneously. The value of the output register may be read back, as well as the current state of the port pins.

LPC2101/02/03 introduce accelerated GPIO functions over prior LPC2000 devices:

- GPIO registers are relocated to the ARM local bus for the fastest possible I/O timing.
- Mask registers allow treating sets of port bits as a group, leaving other bits unchanged.
- All GPIO registers are byte addressable.
- Entire port value can be written in one instruction.

#### 6.7.1 Features

- Bit-level set and clear registers allow a single instruction set or clear of any number of bits in one port.
- · Direction control of individual bits.
- · Separate control of output set and clear.
- All I/O default to inputs after reset.

#### 6.8 10-bit ADC

The LPC2101/02/03 contain one ADC. It is a single 10-bit successive approximation ADC with eight channels.

#### 6.8.1 Features

- Measurement range of 0 V to 3.3 V.
- Each converter capable of performing more than 400,000 10-bit samples per second.
- Burst conversion mode for single or multiple inputs.
- Optional conversion on transition on input pin or Timer Match signal.
- Every analog input has a dedicated result register to reduce interrupt overhead.

#### 6.9 UARTs

The LPC2101/02/03 each contain two UARTs. In addition to standard transmit and receive data lines, UART1 also provides a full modem control handshake interface.

Compared to previous LPC2000 microcontrollers, UARTs in LPC2101/02/03 include a fractional baud rate generator for both UARTs. Standard baud rates such as 115200 can be achieved with any crystal frequency above 2 MHz.

#### 6.9.1 Features

- 16 byte Receive and Transmit FIFOs.
- Register locations conform to 16C550 industry standard.
- Receiver FIFO trigger points at 1, 4, 8, and 14 bytes

- Combined SPI master and slave.
- Maximum data bit rate of one eighth of the input clock rate.

#### 6.12 SSP serial I/O controller

The LPC2101/02/03 each contain one SSP. The SSP controller is capable of operation on a SPI, 4-wire SSI, or Microwire bus. It can interact with multiple masters and slaves on the bus. However, only a single master and a single slave can communicate on the bus during a given data transfer. The SSP supports full duplex transfers, with data frames of 4 bits to 16 bits flowing from the master to the slave and from the slave to the master. Often only one of these data streams carries meaningful data.

#### 6.12.1 Features

- Compatible with Motorola SPI, 4-wire Texas Instruments SSI, and National Semiconductor's Microwire buses
- Synchronous serial communication
- Master or slave operation
- 8-frame FIFOs for both transmit and receive
- Four bits to 16 bits per frame

### 6.13 General purpose 32-bit timers/external event counters

The Timer/Counter is designed to count cycles of the Peripheral Clock (PCLK) or an externally supplied clock and optionally generate interrupts or perform other actions at specified timer values, based on four match registers. It also includes four capture inputs to trap the timer value when an input signal transitions, optionally generating an interrupt. Multiple pins can be selected to perform a single capture or match function, providing an application with 'or' and 'and', as well as 'broadcast' functions among them.

The LPC2101/02/03 can count external events on one of the capture inputs if the minimum external pulse is equal or longer than a period of the PCLK. In this configuration, unused capture lines can be selected as regular timer capture inputs or used as external interrupts.

#### 6.13.1 Features

- A 32-bit timer/counter with a programmable 32-bit prescaler.
- External event counter or timer operation.
- Four 32-bit capture channels per timer/counter that can take a snapshot of the timer value when an input signal transitions. A capture event may also optionally generate an interrupt.
- Four 32-bit match registers that allow:
  - Continuous operation with optional interrupt generation on match.
  - Stop timer on match with optional interrupt generation.
  - Reset timer on match with optional interrupt generation.
- Four external outputs per timer/counter corresponding to match registers, with the following capabilities:
  - Set LOW on match.

- Incorrect/Incomplete feed sequence causes reset/interrupt if enabled.
- Flag to indicate watchdog reset.
- Programmable 32-bit timer with internal pre-scaler.
- Selectable time period from (T<sub>PCLK</sub>  $\times$  256  $\times$  4) to (T<sub>PCLK</sub>  $\times$  2<sup>32</sup>  $\times$  4) in multiples of T<sub>PCLK</sub>  $\times$  4.

### 6.16 Real-time clock

The Real-Time Clock (RTC) is designed to provide a set of counters to measure time when normal or idle operating mode is selected. The RTC has been designed to use little power, making it suitable for battery powered systems where the CPU is not running continuously (Idle mode).

#### 6.16.1 Features

- Measures the passage of time to maintain a calendar and clock.
- Ultra-low power design to support battery powered systems.
- Provides Seconds, Minutes, Hours, Day of Month, Month, Year, Day of Week, and Day of Year.
- Can use either the RTC dedicated 32 kHz oscillator input or clock derived from the external crystal/oscillator input at XTAL1. The programmable reference clock divider allows fine adjustment of the RTC.
- Dedicated power supply pin can be connected to a battery or the main 3.3 V.

### 6.17 System control

#### 6.17.1 Crystal oscillator

The on-chip integrated oscillator operates with external crystal in range of 1 MHz to 25 MHz. The oscillator output frequency is called  $f_{osc}$  and the ARM processor clock frequency is referred to as CCLK for purposes of rate equations, etc.  $f_{osc}$  and CCLK are the same value unless the PLL is running and connected. Refer to Section 6.17.2 "PLL" and Section 10.1 "XTAL1 input" for additional information.

#### 6.17.2 PLL

The PLL accepts an input clock frequency in the range of 10 MHz to 25 MHz. The input frequency is multiplied up into the range of 10 MHz to 70 MHz with a Current Controlled Oscillator (CCO). The multiplier can be an integer value from 1 to 32 (in practice, the multiplier value cannot be higher than 6 on this family of microcontrollers due to the upper frequency limit of the CPU). The CCO operates in the range of 156 MHz to 320 MHz, so there is an additional divider in the loop to keep the CCO within its frequency range while the PLL is providing the desired output frequency. The output divider may be set to divide by 2, 4, 8, or 16 to produce the output clock. Since the minimum output divider value is 2, it is insured that the PLL output has a 50 % duty cycle. The PLL is turned off and bypassed following a chip reset and may be enabled by software. The program must configure and activate the PLL, wait for the PLL to lock, and then connect to the PLL as a clock source. The PLL settling time is 100  $\mu$ s.

In Idle mode, execution of instructions is suspended until either a reset or interrupt occurs. Peripheral functions continue operation during Idle mode and may generate interrupts to cause the processor to resume execution. Idle mode eliminates power used by the processor itself, memory systems and related controllers, and internal buses.

In Power-down mode, the oscillator is shut down and the chip receives no internal clocks. The processor state and registers, peripheral registers, and internal SRAM values are preserved throughout Power-down mode and the logic levels of chip output pins remain static. The Power-down mode can be terminated and normal operation resumed by either a reset or certain specific interrupts that are able to function without clocks. Since all dynamic operation of the chip is suspended, Power-down mode reduces chip power consumption to nearly zero.

Selecting an external 32 kHz clock instead of the PCLK as a clock-source for the on-chip RTC will enable the microcontroller to have the RTC active during Power-down mode. Power-down current is increased with RTC active. However, it is significantly lower than in Idle mode.

In Deep-power down mode all power is removed from the internal chip logic except for the RTC module, the I/O ports, the SRAM, and the 32 kHz external oscillator. For additional power savings, SRAM and the 32 kHz oscillator can be powered down individually. The Deep power-down mode produces the lowest possible power consumption without actually removing power from the entire chip. In Deep power-down mode, the contents of registers and memory are not preserved except for SRAM, if selected, and three general purpose registers. Therefore, to resume operations, a full chip reset process is required.

A power selector module switches the RTC power supply from VBAT to  $V_{DD(1V8)}$  whenever the core voltage is present on pin  $V_{DD(1V8)}$  to conserve battery power.

A power control for peripherals feature allows individual peripherals to be turned off if they are not needed in the application, resulting in additional power savings during Active and Idle mode.

#### 6.17.8 APB

The APB divider determines the relationship between the processor clock (CCLK) and the clock used by peripheral devices (PCLK). The APB divider serves two purposes. The first is to provide peripherals with the desired PCLK via APB so that they can operate at the speed chosen for the ARM processor. In order to achieve this, the APB may be slowed down to  $\frac{1}{2}$  to  $\frac{1}{4}$  of the processor clock rate. Because the APB must work properly at power-up (and its timing cannot be altered if it does not work since the APB divider control registers reside on the APB), the default condition at reset is for the APB to run at  $\frac{1}{4}$  of the processor clock rate. The second purpose of the APB divider is to allow power savings when an application does not require any peripherals to run at the full processor rate. Because the APB divider is connected to the PLL output, the PLL remains active (if it was running) during Idle mode.

### 6.18 Emulation and debugging

The LPC2101/02/03 support emulation and debugging via a JTAG serial port.

#### 6.18.1 EmbeddedICE

Standard ARM EmbeddedICE logic provides on-chip debug support. The debugging of the target system requires a host computer running the debugger software and an EmbeddedICE protocol converter. The EmbeddedICE protocol converter converts the remote debug protocol commands to the JTAG data needed to access the ARM core.

The ARM core has a debug communication channel function built-in. The debug communication channel allows a program running on the target to communicate with the host debugger or another separate host without stopping the program flow or even entering the debug state. The debug communication channel is accessed as a coprocessor 14 by the program running on the ARM7TDMI-S core. The debug communication channel allows the JTAG port to be used for sending and receiving data without affecting the normal program flow. The debug communication channel data and control registers are mapped in to addresses in the EmbeddedICE logic. The JTAG clock (TCK) must be slower than  $\frac{1}{6}$  of the CPU clock (CCLK) for the JTAG interface to operate.

### 6.18.2 RealMonitor

RealMonitor is a configurable software module, developed by ARM Inc., which enables real time debug. It is a lightweight debug monitor that runs in the background while users debug their foreground application. It communicates with the host using the DCC, which is present in the EmbeddedICE logic. The LPC2101/02/03 contain a specific configuration of RealMonitor software programmed into the on-chip boot ROM memory.

## 7. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).[1]

Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>DD(1V8)</sub>	supply voltage (1.8 V)		<u>[2]</u> –0.5	+2.5	V
V <sub>DD(3V3)</sub>	supply voltage (3.3 V)		<u>[3]</u> −0.5	+4.6	V
$V_{DDA}$	analog 3.3 V pad supply voltage		-0.5	+4.6	V
V <sub>i(VBAT)</sub>	input voltage on pin VBAT	for the RTC	-0.5	+4.6	V
$V_{IA}$	analog input voltage		<u>[4]</u> –0.5	+5.1	V
VI	input voltage	5 V tolerant I/O pins	[ <u>5][6]</u> _0.5	+6.0	V
		other I/O pins	<u>[5]</u> −0.5	$V_{DD} + 0.5$	V
I <sub>DD</sub>	supply current		[8] _	100 <mark>[9]</mark>	mA
I <sub>SS</sub>	ground current		[10] _	100 <sup>[9]</sup>	mA
T <sub>stg</sub>	storage temperature		<u>[11]</u> –65	+150	°C
P <sub>tot(pack)</sub>	total power dissipation (per package)	based on package heat transfer, not device power consumption	-	1.5	W
V <sub>ESD</sub>	electrostatic discharge voltage	Human Body Model (HBM)	-4000	+4000	V <u>[12]</u>
		Machine Model (MM)	-200	+200	V <u>[13]</u>
		Charged Device Model (CDM)	-800	+800	V <u>[14]</u>

- [1] The following applies to the limiting values:
  - a) This product includes circuitry specifically designed for the protection of its internal devices from the damaging effects of excessive static charge. Nonetheless, it is suggested that conventional precautions be taken to avoid applying greater than the rated maximum.
  - b) Parameters are valid over operating temperature range unless otherwise specified. All voltages are with respect to V<sub>SS</sub> unless otherwise noted.
- [2] Core and internal rail.
- [3] External rail.
- [4] On ADC related pins.
- [5] Including voltage on outputs in 3-state mode.
- [6] Only valid when the  $V_{DD(3V3)}$  supply voltage is present.
- [7] Not to exceed 4.6 V.
- [8] Per supply pin.
- [9] The peak current is limited to 25 times the corresponding maximum current.
- [10] Per ground pin.
- [11] Dependent on package type.
- [12] Performed per AEC-Q100-002.
- [13] Performed per AEC-Q100-003.
- [14] Performed per AEC-Q100-011.

Table 5. Static characteristics ... continued

 $T_{amb}$ = -40 °C to +85 °C for commercial applications, unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ[1]	Max	Unit
$V_{o(XTAL2)}$	output voltage on pin XTAL2		0	-	1.8	V
V <sub>i(RTCX1)</sub>	input voltage on pin RTCX1		0	-	1.8	V
$V_{o(RTCX2)}$	output voltage on pin RTCX2		0	-	1.8	V

- [1] Typical ratings are not guaranteed. The values listed are at room temperature (25 °C), nominal supply voltages.
- [2] Core and internal rail.
- [3] External rail.
- [4] If  $V_{DD(3V3)} < 3.0 \text{ V}$ , the I/O pins are not 5 V tolerant, and the ADC input voltage is limited to  $V_{DDA} = 3.0 \text{ V}$ .
- [5] If  $V_{DDA} < 3.0 \text{ V}$ , the I/O pins are not 5 V tolerant.
- [6] The RTC typically fails when V<sub>i(VBAT)</sub> drops below 1.6 V.
- [7] Including voltage on outputs in 3-state mode.
- [8] V<sub>DD(3V3)</sub> supply voltages must be present.
- [9] 3-state outputs go into 3-state mode when V<sub>DD(3V3)</sub> is grounded.
- [10] Accounts for 100 mV voltage drop in all supply lines.
- [11] Allowed as long as the current limit does not exceed the maximum current allowed by the device.
- [12] Minimum condition for  $V_I = 4.5$  V, maximum condition for  $V_I = 5.5$  V.  $V_{DDA} \ge 3.0$  V and  $V_{DD(3V3)} \ge 3.0$  V.
- [13] Applies to P0.25:16.
- [14] Battery supply current on pin VBAT.
- [15] Input leakage current to V<sub>SS</sub>.

#### Table 6. ADC static characteristics


V<sub>DDA</sub> = 2.5 V to 3.6 V; T<sub>amb</sub> = −40 °C to +85 °C unless otherwise specified. ADC frequency 4.5 MHz.


Symbol	Parameter	Conditions	N	Min	Тур	Max	Unit
$V_{IA}$	analog input voltage		C	)	-	$V_{DDA}$	V
C <sub>ia</sub>	analog input capacitance		-	•	-	1	pF
E <sub>D</sub>	differential linearity error		[1][2][3]	•	-	±1	LSB
E <sub>L(adj)</sub>	integral non-linearity		[1][4]	•	-	±2	LSB
E <sub>O</sub>	offset error		[1][5]	•	-	±3	LSB
$E_G$	gain error		[1][6]	•	-	±0.5	%
E <sub>T</sub>	absolute error		[1][7]	•	-	±4	LSB


- [1] Conditions:  $V_{SSA} = 0 \text{ V}$ ,  $V_{DDA} = 3.3 \text{ V}$  and  $V_{DD(3V3)} = 3.3 \text{ V}$  for 10-bit resolution at full speed;  $V_{DDA} = 2.6 \text{ V}$ ,  $V_{DD(3V3)} = 2.6 \text{ V}$  for 8-bit resolution at full speed.
- [2] The ADC is monotonic, there are no missing codes.
- [3] The differential linearity error (E<sub>D</sub>) is the difference between the actual step width and the ideal step width. See Figure 5.
- [4] The integral non-linearity (E<sub>L(adj)</sub>) is the peak difference between the center of the steps of the actual and the ideal transfer curve after appropriate adjustment of gain and offset errors. See Figure 5.
- [5] The offset error (E<sub>O</sub>) is the absolute difference between the straight line which fits the actual curve and the straight line which fits the ideal curve. See Figure 5.
- [6] The gain error (E<sub>G</sub>) is the relative difference in percent between the straight line fitting the actual transfer curve after removing offset error, and the straight line which fits the ideal transfer curve. See Figure 5.
- [7] The absolute error (E<sub>T</sub>) is the maximum difference between the center of the steps of the actual transfer curve of the non-calibrated ADC and the ideal transfer curve. See Figure 5.

© NXP B.V. 2009. All rights reserved.

## 8.1 Power consumption in Deep power-down mode







## 9. Dynamic characteristics

Table 7. Dynamic characteristics

 $T_{amb} = 0 \,^{\circ}C$  to 70  $^{\circ}C$  for commercial applications,  $-40 \,^{\circ}C$  to +85  $^{\circ}C$  for industrial applications,  $V_{DD(3V3)}$  over specified ranges 11.


, .	•					
Symbol	Parameter	Conditions	Min	Typ[2]	Max	Unit
External clo	ck					
f <sub>osc</sub>	oscillator frequency		10	-	25	MHz
T <sub>cy(clk)</sub>	clock cycle time		40	-	100	ns
t <sub>CHCX</sub>	clock HIGH time		$T_{cy(clk)} \times 0.4$	-	-	ns
t <sub>CLCX</sub>	clock LOW time		$T_{cy(clk)} \times 0.4$	-	-	ns
t <sub>CLCH</sub>	clock rise time		-	-	5	ns
t <sub>CHCL</sub>	clock fall time		-	-	5	ns
Port pins (ex	ccept P0.2 and P0.3)					
$t_{r(o)}$	output rise time		-	10	-	ns
$t_{f(O)}$	output fall time		-	10	-	ns
I <sup>2</sup> C-bus pins	(P0.2 and P0.3)					
t <sub>f(O)</sub>	output fall time	$V_{IH}$ to $V_{IL}$	$20 + 0.1 \times C_b$	3] -	-	ns

- [1] Parameters are valid over operating temperature range unless otherwise specified.
- [2] Typical ratings are not guaranteed. The values listed are at room temperature (25 °C), nominal supply voltages.
- [3] Bus capacitance C<sub>b</sub> in pF, from 10 pF to 400 pF.

## 10. Application information

### 10.1 XTAL1 input

The input voltage to the on-chip oscillators is limited to 1.8 V. If the oscillator is driven by a clock in slave mode, it is recommended that the input be coupled through a capacitor with  $C_i$  = 100 pF. To limit the input voltage to the specified range, choose an additional capacitor to ground  $C_g$  which attenuates the input voltage by a factor  $C_i/(C_i + C_g)$ . In slave mode, a minimum of 200 mV (RMS) is needed. For more details see the *LPC2101/02/03 User manual UM10161*.



LPC2101\_02\_03\_4 © NXP B.V. 2009. All rights reserved.





Fig 11. Package outline SOT619-7 (HVQFN48)

LPC2101\_02\_03\_4 © NXP B.V. 2009. All rights reserved.



SOT778-3




Fig 12. Package outline SOT778-3 (HVQFN48)

<u>LPC2101\_02\_03\_4</u> © NXP B.V. 2009. All rights reserved.

## 12. Abbreviations

Table 8. Acronym list

ADC Analog-to-Digital Converter  AMBA Advanced Microcontroller Bus Architecture  APB Advanced Peripheral Bus  DCC Debug Communications Channel	
APB Advanced Peripheral Bus	
·	
DCC Debug Communications Channel	
<b>5</b>	
DSP Digital Signal Processor	
FIFO First In, First Out	
FIQ Fast Interrupt reQuest	
GPIO General Purpose Input/Output	
IAP In-Application Programming	
IRQ Interrupt Request	
ISP In-System Programming	
PLL Phase-Locked Loop	
PWM Pulse Width Modulator	
SPI Serial Peripheral Interface	
SRAM Static Random Access Memory	
SSI Synchronous Serial Interface	
SSP Synchronous Serial Port	
TTL Transistor-Transistor Logic	
UART Universal Asynchronous Receiver/Transmitter	
VIC Vectored Interrupt Controller	

# 13. Revision history

Table 9. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes		
LPC2101_02_03_4	20090602	Product data sheet		LPC2101_02_03_3		
Modifications:		7.4 "Code security (Code Rea applicable to Revision A and		CRP)": added description of three		
	<ul> <li>Section 6.17</li> <li>Revision A a</li> </ul>		scription of Dee	ep power-down mode (applicable to		
	<ul><li>Section 10.1</li></ul>	"XTAL1 input" added.				
	<ul> <li>Section 10.2</li> </ul>	"XTAL and RTC Printed Circ	cuit Board (PCB	) layout guidelines" added.		
	<ul> <li><u>Figure 6</u>, <u>Figure 7</u>, <u>Figure 8</u>: added power consumption data for Deep power-down mode (applicable to Revision A and higher).</li> </ul>					
	• <u>Table 3</u> : add	ed table note 7.				
	• <u>Table 3</u> : mod pins.	dified description of P0.14, RT	CX1, RTCX2, X	XTAL1, XTAL2, JTAG, and DBGSEL		
	• <u>Table 4</u> : mod	dified value for V <sub>DD(3V3)</sub> .				
	• <u>Table 5</u> : add	ed and modified values for V <sub>I</sub>	hys.			
	• <u>Table 5</u> : Volta	age range for pins V <sub>DD(3V3)</sub> a	nd V <sub>DDA</sub> extend	led to 2.6 V.		
LPC2101_02_03_3	20081007	Product data sheet	-	LPC2101_02_03_2		
Modifications:	<ul> <li>Updated dat</li> </ul>	a sheet status to Product dat	a sheet.			
	<ul> <li>Table 1 and</li> </ul>	Table 2: added LPC2102FHN	N48 and LPC21	03FHN48.		
	<ul> <li>Table 1, Tabl</li> </ul>	le 2, Table 3 and related figur	es: removed LF	PC2103FA44.		
	<ul> <li>Table 3: upd</li> </ul>	ated pad descriptions.				
	Table 3: upd	ated description of pin 47, S0	CL1.			
	Table 3: upd	ated description of pins V <sub>DDA</sub>	and V <sub>DD(1V8)</sub> .			
	<ul> <li>Table 4: changed storage temperature range from -40 °C/125 °C to -65 °C/150 °C.</li> </ul>					
	<ul> <li>Table 5: added or modified values for I<sub>DD(act)</sub>, I<sub>DD(pd)</sub>, I<sub>BATpd</sub>, I<sub>BATact</sub>.</li> </ul>					
	<ul> <li>Table 5: removed "CCLK = 10 MHz" and associated values for I<sub>DD(act)</sub>.</li> </ul>					
	<ul> <li>Section 5: ad</li> </ul>	dded Figure 3.		(,		
	<ul> <li>Section 11: a</li> </ul>	added Figure 11.				
LPC2101_02_03_2	20071218	Preliminary data sheet	-	LPC2101_02_03_1		
LPC2101_02_03_1	20060118	Preliminary data sheet		_		

## 16. Contents

1	General description	. 1
2	Features	. 1
2.1	Enhanced features	. 1
2.2	Key features	. 1
3	Ordering information	. 2
3.1	Ordering options	
4	Block diagram	. 3
5	Pinning information	
5.1	Pinning	
5.2	Pin description	
6	Functional description	
6.1	Architectural overview	
6.2	On-chip flash program memory	
6.3	On-chip static RAM	
6.4	Memory map	11
6.5	Interrupt controller	12
6.5.1	Interrupt sources	12
6.6	Pin connect block	12
6.7	Fast general purpose parallel I/O	13
6.7.1	Features	13
6.8	10-bit ADC	13
6.8.1	Features	13
6.9	UARTs	13
6.9.1 6.10	Features	13
6.10.1	I <sup>2</sup> C-bus serial I/O controllers	14 14
6.10.1	Features	14
6.11.1	Features	14
6.12	SSP serial I/O controller	15
6.12.1	Features	15
6.13	General purpose 32-bit timers/external	10
01.0	event counters	15
6.13.1	Features	15
6.14	General purpose 16-bit timers/external	
	event counters	16
6.14.1	Features	16
6.15	Watchdog timer	16
6.15.1	Features	16
6.16	Real-time clock	17
6.16.1	Features	17
6.17	System control	17
6.17.1	Crystal oscillator	17
6.17.2	PLL	17
6.17.3	Reset and wake-up timer	18
6.17.4 6.17.5	Code security (Code Read Protection - CRP) External interrupt inputs	19 19
6.17.6	Memory mapping control	19

6.17.7	Power control	19
6.17.8	APB	20
6.18	Emulation and debugging	20
6.18.1	EmbeddedICE	
6.18.2	RealMonitor	21
7	Limiting values	22
8	Static characteristics	23
8.1	Power consumption in Deep power-down	
	mode	27
9	Dynamic characteristics	29
10	Application information	29
10.1	XTAL1 input	29
10.2	XTAL and RTC Printed Circuit Board (PCB)	
	layout guidelines	30
11	Package outline	31
12	Abbreviations	34
13	Revision history	35
14	Legal information	36
14.1	Data sheet status	36
14.2	Definitions	36
14.3	Disclaimers	36
14.4	Trademarks	36
15	Contact information	36
16	Contents	37

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.



© NXP B.V. 2009. All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com