

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Discontinued at Digi-Key
Core Processor	ARM7®
Core Size	16/32-Bit
Speed	70MHz
Connectivity	I ² C, Microwire, SPI, SSI, SSP, UART/USART
Peripherals	POR, PWM, WDT
Number of I/O	32
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	1.65V ~ 3.6V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	48-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/lpc2103fbd48-151

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Single-chip 16-bit/32-bit microcontrollers

- Two 16-bit timers/external event counters with combined three capture and seven compare channels.
- Low power Real-Time Clock (RTC) with independent power and dedicated 32 kHz clock input.
- Multiple serial interfaces including two UARTs (16C550), two Fast I²C-buses (400 kbit/s), SPI and SSP with buffering and variable data length capabilities.
- Vectored interrupt controller with configurable priorities and vector addresses.
- Up to thirty-two, 5 V tolerant fast general purpose I/O pins.
- Up to 13 edge or level sensitive external interrupt pins available.
- 70 MHz maximum CPU clock available from programmable on-chip PLL with a possible input frequency of 10 MHz to 25 MHz and a settling time of 100 μs.
- On-chip integrated oscillator operates with an external crystal in the range from 1 MHz to 25 MHz.
- Power saving modes include Idle mode, Power-down mode with RTC active, and Power-down mode.
- Individual enable/disable of peripheral functions as well as peripheral clock scaling for additional power optimization.
- Processor wake-up from Power-down and Deep power-down (Revision A and higher) mode via external interrupt or RTC.

3. Ordering information

Table 1. Ordering information

Type number	Package					
	Name	Description	Version			
LPC2101FBD48	LQFP48	plastic low profile quad flat package; 48 leads; body $7 \times 7 \times 1.4$ mm	SOT313-2			
LPC2102FBD48	LQFP48	plastic low profile quad flat package; 48 leads; body $7\times7\times1.4~\text{mm}$	SOT313-2			
LPC2103FBD48	LQFP48	plastic low profile quad flat package; 48 leads; body $7\times7\times1.4$ mm	SOT313-2			
LPC2102FHN48	HVQFN48	plastic thermal enhanced very thin quad flat package; no leads; 48 terminals; body $7 \times 7 \times 0.85$ mm	SOT619-7			
LPC2103FHN48	HVQFN48	plastic thermal enhanced very thin quad flat package; no leads; 48 terminals; body 7 \times 7 \times 0.85 mm	SOT619-7			
LPC2103FHN48H	HVQFN48	plastic thermal enhanced very thin quad flat package; no leads; 48 terminals; body $6 \times 6 \times 0.85$ mm	SOT778-3			


3.1 Ordering options

Table 2. Ordering options

Type number	Flash memory	RAM	ADC	Temperature range (°C)
LPC2101FBD48	8 kB	2 kB	8 inputs	-40 to +85
LPC2102FBD48	16 kB	4 kB	8 inputs	-40 to +85
LPC2103FBD48	32 kB	8 kB	8 inputs	-40 to +85
LPC2102FHN48	16 kB	4 kB	8 inputs	-40 to +85
LPC2103FHN48	32 kB	8 kB	8 inputs	-40 to +85
LPC2103FHN48H	32 kB	8 kB	8 inputs	-40 to +85

Single-chip 16-bit/32-bit microcontrollers


4. Block diagram



Single-chip 16-bit/32-bit microcontrollers

5. Pinning information


5.1 Pinning



NXP Semiconductors

LPC2101/02/03

Single-chip 16-bit/32-bit microcontrollers



NXP Semiconductors

LPC2101/02/03

Single-chip 16-bit/32-bit microcontrollers

Symbol	Pin	Туре	Description
P0.22/AD0.0	32 <mark>[3]</mark>	I/O	P0.22 — General purpose input/output digital pin.
		Ι	AD0.0 — ADC 0, input 0.
P0.23/AD0.1	33 <mark>[3]</mark>	I/O	P0.23 — General purpose input/output digital pin.
		Ι	AD0.1 — ADC 0, input 1.
P0.24/AD0.2 34[3]		I/O	P0.24 — General purpose input/output digital pin.
		Ι	AD0.2 — ADC 0, input 2.
P0.25/AD0.6	38 <mark>[3]</mark>	I/O	P0.25 — General purpose input/output digital pin.
		Ι	AD0.6 — ADC 0, input 6.
P0.26/AD0.7	39 <mark>[3]</mark>	I/O	P0.26 — General purpose input/output digital pin.
		Ι	AD0.7 — ADC 0, input 7.
P0.27/TRST/	8 <u>[1]</u>	I/O	P0.27 — General purpose input/output digital pin.
CAP2.0		Ι	TRST — Test Reset for JTAG interface. If DBGSEL is HIGH, this pin is automatically configured for use with EmbeddedICE (Debug mode).
		Ι	CAP2.0 — Capture input for Timer 2, channel 0.
P0.28/TMS/	9 <u>[1]</u>	I/O	P0.28 — General purpose input/output digital pin.
CAP2.1		Ι	TMS — Test Mode Select for JTAG interface. If DBGSEL is HIGH, this pin is automatically configured for use with EmbeddedICE (Debug mode).
		Ι	CAP2.1 — Capture input for Timer 2, channel 1.
P0.29/TCK/	10 ^[1]	I/O	P0.29 — General purpose input/output digital pin.
CAP2.2		I	TCK — Test Clock for JTAG interface. This clock must be slower than $\frac{1}{6}$ of the CPU clock (CCLK) for the JTAG interface to operate. If DBGSEL is HIGH, this pin is automatically configured for use with EmbeddedICE (Debug mode).
		Ι	CAP2.2 — Capture input for Timer 2, channel 2.
P0.30/TDI/	15 <mark>[1]</mark>	I/O	P0.30 — General purpose input/output digital pin.
MAT3.3		Ι	TDI — Test Data In for JTAG interface. If DBGSEL is HIGH, this pin is automatically configured for use with EmbeddedICE (Debug mode).
		0	MAT3.3 — PWM output 3 for Timer 3.
P0.31/TDO	16 <mark>[1]</mark>	0	P0.31 — General purpose output only digital pin.
		0	TDO — Test Data Out for JTAG interface. If DBGSEL is HIGH, this pin is automatically configured for use with EmbeddedICE (Debug mode).
RTCX1	20[7][8]	Ι	Input to the RTC oscillator circuit. Input voltage must not exceed 1.8 V.
RTCX2	25 <mark>[7][8]</mark>	0	Output from the RTC oscillator circuit.
RTCK	26 <mark>[7]</mark>	I/O	Returned test clock output: Extra signal added to the JTAG port. Assists debugger synchronization when processor frequency varies. Bidirectional pin with internal pull-up.
XTAL1	11	I	Input to the oscillator circuit and internal clock generator circuits. Input voltage must not exceed 1.8 V.
XTAL2	12	0	Output from the oscillator amplifier.
DBGSEL	27	I	Debug select: When LOW, the part operates normally. When externally pulled HIGH at reset, P0.27 to P0.31 are configured as JTAG port, and the part is in Debug mode ^[9] . Input with internal pull-down.
RST	6	I	External reset input: A LOW on this pin resets the device, causing I/O ports and peripherals to take on their default states and processor execution to begin at address 0. TTL with hysteresis, 5 V tolerant.

LPC2101_02_03_4
Product data sheet

Single-chip 16-bit/32-bit microcontrollers


6.3 On-chip static RAM

On-chip static RAM may be used for code and/or data storage. The SRAM may be accessed as 8-bits, 16-bits, and 32-bits. The LPC2101/02/03 provide 2 kB, 4 kB or 8 kB of static RAM.

6.4 Memory map

The LPC2101/02/03 memory map incorporates several distinct regions, as shown in Figure 4.

In addition, the CPU interrupt vectors may be re-mapped to allow them to reside in either flash memory (the default) or on-chip static RAM. This is described in <u>Section 6.17</u> <u>"System control"</u>.



Single-chip 16-bit/32-bit microcontrollers

6.7 Fast general purpose parallel I/O

Device pins that are not connected to a specific peripheral function are controlled by the GPIO registers. Pins may be dynamically configured as inputs or outputs. Separate registers allow setting or clearing any number of outputs simultaneously. The value of the output register may be read back, as well as the current state of the port pins.

LPC2101/02/03 introduce accelerated GPIO functions over prior LPC2000 devices:

- GPIO registers are relocated to the ARM local bus for the fastest possible I/O timing.
- Mask registers allow treating sets of port bits as a group, leaving other bits unchanged.
- All GPIO registers are byte addressable.
- Entire port value can be written in one instruction.

6.7.1 Features

- Bit-level set and clear registers allow a single instruction set or clear of any number of bits in one port.
- Direction control of individual bits.
- Separate control of output set and clear.
- All I/O default to inputs after reset.

6.8 10-bit ADC

The LPC2101/02/03 contain one ADC. It is a single 10-bit successive approximation ADC with eight channels.

6.8.1 Features

- Measurement range of 0 V to 3.3 V.
- Each converter capable of performing more than 400,000 10-bit samples per second.
- Burst conversion mode for single or multiple inputs.
- Optional conversion on transition on input pin or Timer Match signal.
- Every analog input has a dedicated result register to reduce interrupt overhead.

6.9 UARTs

The LPC2101/02/03 each contain two UARTs. In addition to standard transmit and receive data lines, UART1 also provides a full modem control handshake interface.

Compared to previous LPC2000 microcontrollers, UARTs in LPC2101/02/03 include a fractional baud rate generator for both UARTs. Standard baud rates such as 115200 can be achieved with any crystal frequency above 2 MHz.

6.9.1 Features

- 16 byte Receive and Transmit FIFOs.
- Register locations conform to 16C550 industry standard.
- Receiver FIFO trigger points at 1, 4, 8, and 14 bytes

Single-chip 16-bit/32-bit microcontrollers

- Built-in fractional baud rate generator covering wide range of baud rates without a need for external crystals of particular values.
- Transmission FIFO control enables implementation of software (XON/XOFF) flow control on both UARTs.
- UART1 is equipped with standard modem interface signals. This module also provides full support for hardware flow control (auto-CTS/RTS).

6.10 I²C-bus serial I/O controllers

The LPC2101/02/03 each contain two I²C-bus controllers.

The I²C-bus is bidirectional, for inter-IC control using only two wires: a Serial Clock Line (SCL), and a Serial Data Line (SDA). Each device is recognized by a unique address and can operate as either a receiver-only device (e.g., LCD driver) or a transmitter with the capability to both receive and send information such as serial memory. Transmitters and/or receivers can operate in either master or slave mode, depending on whether the chip has to initiate a data transfer or is only addressed. The I²C-bus is a multi-master bus, it can be controlled by more than one bus master connected to it.

The I²C-bus implemented in LPC2101/02/03 supports bit rates up to 400 kbit/s (Fast I²C-bus).

6.10.1 Features

- Compliant with standard I²C-bus interface.
- Easy to configure as Master, Slave, or Master/Slave.
- Programmable clocks allow versatile rate control.
- Bidirectional data transfer between masters and slaves.
- Multi-master bus (no central master).
- Arbitration between simultaneously transmitting masters without corruption of serial data on the bus.
- Serial clock synchronization allows devices with different bit rates to communicate via one serial bus.
- Serial clock synchronization can be used as a handshake mechanism to suspend and resume serial transfer.
- The I²C-bus can also be used for test and diagnostic purposes.

6.11 SPI serial I/O controller

The LPC2101/02/03 each contain one SPI controller. The SPI is a full duplex serial interface, designed to handle multiple masters and slaves connected to a given bus. Only a single master and a single slave can communicate on the interface during a given data transfer. During a data transfer the master always sends 8 bits to 16 bits of data to the slave, and the slave always sends 8 bits to 16 bits of data to the master.

6.11.1 Features

- Compliant with SPI specification.
- Synchronous, Serial, Full Duplex, Communication.

Single-chip 16-bit/32-bit microcontrollers

- Combined SPI master and slave.
- Maximum data bit rate of one eighth of the input clock rate.

6.12 SSP serial I/O controller

The LPC2101/02/03 each contain one SSP. The SSP controller is capable of operation on a SPI, 4-wire SSI, or Microwire bus. It can interact with multiple masters and slaves on the bus. However, only a single master and a single slave can communicate on the bus during a given data transfer. The SSP supports full duplex transfers, with data frames of 4 bits to 16 bits flowing from the master to the slave and from the slave to the master. Often only one of these data streams carries meaningful data.

6.12.1 Features

- Compatible with Motorola SPI, 4-wire Texas Instruments SSI, and National Semiconductor's Microwire buses
- Synchronous serial communication
- Master or slave operation
- 8-frame FIFOs for both transmit and receive
- Four bits to 16 bits per frame

6.13 General purpose 32-bit timers/external event counters

The Timer/Counter is designed to count cycles of the Peripheral Clock (PCLK) or an externally supplied clock and optionally generate interrupts or perform other actions at specified timer values, based on four match registers. It also includes four capture inputs to trap the timer value when an input signal transitions, optionally generating an interrupt. Multiple pins can be selected to perform a single capture or match function, providing an application with 'or' and 'and', as well as 'broadcast' functions among them.

The LPC2101/02/03 can count external events on one of the capture inputs if the minimum external pulse is equal or longer than a period of the PCLK. In this configuration, unused capture lines can be selected as regular timer capture inputs or used as external interrupts.

6.13.1 Features

- A 32-bit timer/counter with a programmable 32-bit prescaler.
- External event counter or timer operation.
- Four 32-bit capture channels per timer/counter that can take a snapshot of the timer value when an input signal transitions. A capture event may also optionally generate an interrupt.
- Four 32-bit match registers that allow:
 - Continuous operation with optional interrupt generation on match.
 - Stop timer on match with optional interrupt generation.
 - Reset timer on match with optional interrupt generation.
- Four external outputs per timer/counter corresponding to match registers, with the following capabilities:
 - Set LOW on match.

Single-chip 16-bit/32-bit microcontrollers

- Incorrect/Incomplete feed sequence causes reset/interrupt if enabled.
- Flag to indicate watchdog reset.
- Programmable 32-bit timer with internal pre-scaler.
- Selectable time period from (T_{PCLK} \times 256 \times 4) to (T_{PCLK} \times 2^{32} \times 4) in multiples of T_{PCLK} \times 4.

6.16 Real-time clock

The Real-Time Clock (RTC) is designed to provide a set of counters to measure time when normal or idle operating mode is selected. The RTC has been designed to use little power, making it suitable for battery powered systems where the CPU is not running continuously (Idle mode).

6.16.1 Features

- Measures the passage of time to maintain a calendar and clock.
- Ultra-low power design to support battery powered systems.
- Provides Seconds, Minutes, Hours, Day of Month, Month, Year, Day of Week, and Day of Year.
- Can use either the RTC dedicated 32 kHz oscillator input or clock derived from the external crystal/oscillator input at XTAL1. The programmable reference clock divider allows fine adjustment of the RTC.
- Dedicated power supply pin can be connected to a battery or the main 3.3 V.

6.17 System control

6.17.1 Crystal oscillator

The on-chip integrated oscillator operates with external crystal in range of 1 MHz to 25 MHz. The oscillator output frequency is called f_{osc} and the ARM processor clock frequency is referred to as CCLK for purposes of rate equations, etc. f_{osc} and CCLK are the same value unless the PLL is running and connected. Refer to <u>Section 6.17.2 "PLL"</u> and <u>Section 10.1 "XTAL1 input"</u> for additional information.

6.17.2 PLL

The PLL accepts an input clock frequency in the range of 10 MHz to 25 MHz. The input frequency is multiplied up into the range of 10 MHz to 70 MHz with a Current Controlled Oscillator (CCO). The multiplier can be an integer value from 1 to 32 (in practice, the multiplier value cannot be higher than 6 on this family of microcontrollers due to the upper frequency limit of the CPU). The CCO operates in the range of 156 MHz to 320 MHz, so there is an additional divider in the loop to keep the CCO within its frequency range while the PLL is providing the desired output frequency. The output divider may be set to divide by 2, 4, 8, or 16 to produce the output clock. Since the minimum output divider value is 2, it is insured that the PLL output has a 50 % duty cycle. The PLL is turned off and bypassed following a chip reset and may be enabled by software. The program must configure and activate the PLL, wait for the PLL to lock, and then connect to the PLL as a clock source. The PLL settling time is 100 μ s.

Single-chip 16-bit/32-bit microcontrollers

6.17.4 Code security (Code Read Protection - CRP)

This feature of the LPC2101/02/03 allows user to enable different levels of security in the system so that access to the on-chip flash and use of the JTAG and ISP can be restricted. When needed, CRP is invoked by programming a specific pattern into a dedicated flash location. IAP commands are not affected by the CRP.

Implemented in bootloader code version 2.21 are three levels of the Code Read Protection:

- 1. CRP1 disables access to chip via the JTAG and allows partial flash update (excluding flash sector 0) using a limited set of the ISP commands. This mode is useful when CRP is required and flash field updates are needed but all sectors cannot be erased.
- 2. CRP2 disables access to chip via the JTAG and only allows full flash erase and update using a reduced set of the ISP commands.
- Running an application with level CRP3 selected fully disables any access to chip via the JTAG pins and the ISP. This mode effectively disables ISP override using P0.14 pin, too. It is up to the user's application to provide (if needed) flash update mechanism using IAP calls or call reinvoke ISP command to enable flash update via UART0.

CAUTION



If level three Code Read Protection (CRP3) is selected, no future factory testing can be performed on the device.

Remark: Parts LPC2101/02/03 Revision '-' have CRP2 enabled only (bootloader code version 2.2).

6.17.5 External interrupt inputs

The LPC2101/02/03 include up to three edge or level sensitive external interrupt inputs as selectable pin functions. When the pins are combined, external events can be processed as three independent interrupt signals. The external interrupt inputs can optionally be used to wake-up the processor from Power-down mode and Deep power-down mode.

Additionally all 10 capture input pins can also be used as external interrupts without the option to wake the device up from Power-down mode.

6.17.6 Memory mapping control

The memory mapping control alters the mapping of the interrupt vectors that appear beginning at address 0x0000 0000. Vectors may be mapped to the bottom of the on-chip flash memory, or to the on-chip static RAM. This allows code running in different memory spaces to have control of the interrupts.

6.17.7 Power control

The LPC2101/02/03 supports three reduced power modes: Idle mode, Power-down mode, and Deep power-down mode.

Single-chip 16-bit/32-bit microcontrollers

7. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).[1]

Symbol	Parameter	Conditions	Min	Max	Unit
V _{DD(1V8)}	supply voltage (1.8 V)		[2] -0.5	+2.5	V
V _{DD(3V3)}	supply voltage (3.3 V)		<u>[3]</u> –0.5	+4.6	V
V _{DDA}	analog 3.3 V pad supply voltage		-0.5	+4.6	V
V _{i(VBAT)}	input voltage on pin VBAT	for the RTC	-0.5	+4.6	V
VIA	analog input voltage		<u>[4]</u> –0.5	+5.1	V
VI	input voltage	5 V tolerant I/O pins	<u>[5][6]</u> –0.5	+6.0	V
		other I/O pins	<u>[5]</u> –0.5	V _{DD} + 0.5[7]	V
I _{DD}	supply current		<u>[8]</u>	100 <mark>9]</mark>	mA
I _{SS}	ground current		[10] _	100 <mark>9]</mark>	mA
T _{stg}	storage temperature		<u>[11]</u> –65	+150	°C
P _{tot(pack)}	total power dissipation (per package)	based on package heat transfer, not device power consumption	-	1.5	W
V _{ESD}	electrostatic discharge voltage	Human Body Model (HBM)	-4000	+4000	V <u>[12]</u>
		Machine Model (MM)	-200	+200	V <u>[13]</u>
		Charged Device Model (CDM)	-800	+800	V <u>[14]</u>

[1] The following applies to the limiting values:

a) This product includes circuitry specifically designed for the protection of its internal devices from the damaging effects of excessive static charge. Nonetheless, it is suggested that conventional precautions be taken to avoid applying greater than the rated maximum.

b) Parameters are valid over operating temperature range unless otherwise specified. All voltages are with respect to V_{SS} unless otherwise noted.

[2] Core and internal rail.

- [3] External rail.
- [4] On ADC related pins.
- [5] Including voltage on outputs in 3-state mode.
- [6] Only valid when the $V_{DD(3V3)}$ supply voltage is present.
- [7] Not to exceed 4.6 V.
- [8] Per supply pin.
- [9] The peak current is limited to 25 times the corresponding maximum current.
- [10] Per ground pin.
- [11] Dependent on package type.
- [12] Performed per AEC-Q100-002.
- [13] Performed per AEC-Q100-003.
- [14] Performed per AEC-Q100-011.

Single-chip 16-bit/32-bit microcontrollers

8. Static characteristics

Table 5. Static characteristics

 T_{amb} = -40 °C to +85 °C for commercial applications, unless otherwise specified.

Symbol	Parameter	Conditions		Min	Typ <mark>[1]</mark>	Max	Unit
V _{DD(1V8)}	supply voltage (1.8 V)		[2]	1.65	1.8	1.95	V
V _{DD(3V3)}	supply voltage (3.3 V)		[3]	2.6 ^[4]	3.3	3.6	V
V _{DDA}	analog 3.3 V pad supply voltage			2.6 ^[5]	3.3	3.6	V
V _{i(VBAT)}	input voltage on pin VBAT			2.0 ^[6]	3.3	3.6	V
Standard	port pins, RST, RTC	ĸ					
IIL	LOW-level input current	V _I = 0 V; no pull-up		-	-	3	μA
IIH	HIGH-level input current	$V_I = V_{DD(3V3)}$; no pull-down		-	-	3	μA
l _{oz}	OFF-state output current	$V_O = 0 V$, $V_O = V_{DD(3V3)}$; no pull-up/down		-	-	3	μA
l _{latch}	I/O latch-up current	$-(0.5V_{DD(3V3)}) < V_{I} < (1.5V_{DD(3V3)});$ T _j < 125 °C		-	-	100	mA
VI	input voltage	pin configured to provide a digital function; $V_{DD(3V3)}$ and $V_{DDA} \ge 3.0 \text{ V}$	[7][8] [9]	0	-	5.5	V
		pin configured to provide a digital function; $V_{DD(3V3)}$ and $V_{DDA} < 3.0$ V	[7][8] [9]	0		V _{DD(3V3)}	V
Vo	output voltage	output active		0	-	V _{DD(3V3)}	V
V _{IH}	HIGH-level input voltage			2.0	-	-	V
V _{IL}	LOW-level input voltage			-	-	0.8	V
V _{hys}	hysteresis voltage			0.4	-	-	V
V _{OH}	HIGH-level output voltage	$I_{OH} = -4 \text{ mA}$	<u>[10]</u>	$V_{DD(3V3)}-0.4$	-	-	V
V _{OL}	LOW-level output voltage	$I_{OL} = -4 \text{ mA}$	<u>[10]</u>	-	-	0.4	V
юн	HIGH-level output current	$V_{OH} = V_{DD(3V3)} - 0.4 V$	<u>[10]</u>	-4	-	-	mA
OL	LOW-level output current	$V_{OL} = 0.4 V$	<u>[10]</u>	4	-	-	mA
OHS	HIGH-level short-circuit output current	V _{OH} = 0 V	<u>[11]</u>	-	-	-45	mA
OLS	LOW-level short-circuit output current	$V_{OL} = V_{DDA}$	<u>[11]</u>	-	-	50	mA
pd	pull-down current	$V_{I} = 5 V_{I}^{[12]}$		10	50	150	μΑ

Single-chip 16-bit/32-bit microcontrollers

Symbol	Parameter	Conditions	Min	Typ <mark>[1]</mark>	Max	Unit
V _{o(XTAL2)}	output voltage on pin XTAL2		0	-	1.8	V
V _{i(RTCX1)}	input voltage on pin RTCX1		0	-	1.8	V
V _{o(RTCX2)}	output voltage on pin RTCX2		0	-	1.8	V

Table 5. Static characteristics ...continued

[1] Typical ratings are not guaranteed. The values listed are at room temperature (25 °C), nominal supply voltages.

- [2] Core and internal rail.
- [3] External rail.
- [4] If V_{DD(3V3)} < 3.0 V, the I/O pins are not 5 V tolerant, and the ADC input voltage is limited to V_{DDA} = 3.0 V.
- [5] If V_{DDA} < 3.0 V, the I/O pins are not 5 V tolerant.
- [6] The RTC typically fails when V_{i(VBAT)} drops below 1.6 V.
- [7] Including voltage on outputs in 3-state mode.
- [8] V_{DD(3V3)} supply voltages must be present.
- [9] 3-state outputs go into 3-state mode when V_{DD(3V3)} is grounded.
- [10] Accounts for 100 mV voltage drop in all supply lines.
- [11] Allowed as long as the current limit does not exceed the maximum current allowed by the device.
- [12] Minimum condition for V₁ = 4.5 V, maximum condition for V₁ = 5.5 V. V_{DDA} \ge 3.0 V and V_{DD(3V3)} \ge 3.0 V.
- [13] Applies to P0.25:16.
- [14] Battery supply current on pin VBAT.
- [15] Input leakage current to V_{SS} .

Table 6. ADC static characteristics


V_{DDA} = 2.5 V to 3.6 V; T_{amb} = -40 °C to +85 °C unless otherwise specified. ADC frequency 4.5 MHz.

Symbol	Parameter	Conditions	Mir	п Тур	Max	Unit
VIA	analog input voltage		0	-	V_{DDA}	V
C _{ia}	analog input capacitance		-	-	1	pF
E _D	differential linearity error		[1][2][3]	-	±1	LSB
E _{L(adj)}	integral non-linearity		[1][4]	-	±2	LSB
E _O	offset error		[1][5]	-	±3	LSB
E _G	gain error		[1][6]	-	±0.5	%
Ε _T	absolute error		<u>[1][7]</u> _	-	±4	LSB

[1] Conditions: $V_{SSA} = 0 V$, $V_{DDA} = 3.3 V$ and $V_{DD(3V3)} = 3.3 V$ for 10-bit resolution at full speed; $V_{DDA} = 2.6 V$, $V_{DD(3V3)} = 2.6 V$ for 8-bit resolution at full speed.

- [2] The ADC is monotonic, there are no missing codes.
- [3] The differential linearity error (E_D) is the difference between the actual step width and the ideal step width. See Figure 5.
- [4] The integral non-linearity (E_{L(adj)}) is the peak difference between the center of the steps of the actual and the ideal transfer curve after appropriate adjustment of gain and offset errors. See Figure 5.
- [5] The offset error (E_O) is the absolute difference between the straight line which fits the actual curve and the straight line which fits the ideal curve. See Figure 5.
- [6] The gain error (E_G) is the relative difference in percent between the straight line fitting the actual transfer curve after removing offset error, and the straight line which fits the ideal transfer curve. See Figure 5.
- [7] The absolute error (E_T) is the maximum difference between the center of the steps of the actual transfer curve of the non-calibrated ADC and the ideal transfer curve. See Figure 5.

Single-chip 16-bit/32-bit microcontrollers



Single-chip 16-bit/32-bit microcontrollers

9. Dynamic characteristics

Table 7. Dynamic characteristics

 $T_{amb} = 0 \degree C$ to 70 $\degree C$ for commercial applications, -40 $\degree C$ to +85 $\degree C$ for industrial applications, $V_{DD(1V8)}$, $V_{DD(3V3)}$ over specified ranges^[1].

• • •	-	A 11/1		- [2]		
Symbol	Parameter	Conditions	Min	Typ <mark>[2]</mark>	Max	Unit
External clo	ck					
f _{osc}	oscillator frequency		10	-	25	MHz
T _{cy(clk)}	clock cycle time		40	-	100	ns
t _{CHCX}	clock HIGH time		$T_{cy(clk)} imes 0.4$	-	-	ns
t _{CLCX}	clock LOW time		$T_{cy(clk)} imes 0.4$	-	-	ns
t _{CLCH}	clock rise time		-	-	5	ns
t _{CHCL}	clock fall time		-	-	5	ns
Port pins (ex	xcept P0.2 and P0.3)					
t _{r(o)}	output rise time		-	10	-	ns
t _{f(0)}	output fall time		-	10	-	ns
I ² C-bus pins	s (P0.2 and P0.3)					
t _{f(0)}	output fall time	V_{IH} to V_{IL}	20 + 0.1 × C _b	3] -	-	ns

[1] Parameters are valid over operating temperature range unless otherwise specified.

User manual UM10161.


[2] Typical ratings are not guaranteed. The values listed are at room temperature (25 °C), nominal supply voltages.

[3] Bus capacitance C_b in pF, from 10 pF to 400 pF.

10. Application information

10.1 XTAL1 input

The input voltage to the on-chip oscillators is limited to 1.8 V. If the oscillator is driven by a clock in slave mode, it is recommended that the input be coupled through a capacitor with $C_i = 100 \text{ pF}$. To limit the input voltage to the specified range, choose an additional capacitor to ground C_g which attenuates the input voltage by a factor $C_i/(C_i + C_g)$. In slave mode, a minimum of 200 mV (RMS) is needed. For more details see the *LPC2101/02/03*



NXP Semiconductors

LPC2101/02/03

Single-chip 16-bit/32-bit microcontrollers

11. Package outline




Fig 10. Package outline SOT313-2 (LQFP48)

Single-chip 16-bit/32-bit microcontrollers

12. Abbreviations

Table 8.	Acronym list
Acronym	Description
ADC	Analog-to-Digital Converter
AMBA	Advanced Microcontroller Bus Architecture
APB	Advanced Peripheral Bus
DCC	Debug Communications Channel
DSP	Digital Signal Processor
FIFO	First In, First Out
FIQ	Fast Interrupt reQuest
GPIO	General Purpose Input/Output
IAP	In-Application Programming
IRQ	Interrupt Request
ISP	In-System Programming
PLL	Phase-Locked Loop
PWM	Pulse Width Modulator
SPI	Serial Peripheral Interface
SRAM	Static Random Access Memory
SSI	Synchronous Serial Interface
SSP	Synchronous Serial Port
TTL	Transistor-Transistor Logic
UART	Universal Asynchronous Receiver/Transmitter
VIC	Vectored Interrupt Controller

Single-chip 16-bit/32-bit microcontrollers

13. Revision history

Institute Institute LPC2101_02_03_4 20090602 Product data sheet LPC2101_02_03_3 Modifications: Section 6.17.4 "Code security (Code Read Protection - CRP)": added description of thre CRP levels (applicable to Revision A and higher). Section 6.17.7 "Power control": added description of Deep power-down mode (applicable Revision A and higher). Section 10.1 "XTAL1 input" added. Section 10.2 "XTAL and RTC Printed Circuit Board (PCB) layout guidelines" added. Figure 6, Figure 7, Figure 8: added power consumption data for Deep power-down mode (applicable to Revision A and higher). Table 3: added table note 7. Table 3: added table note 7. Table 3: modified description of P0.14, RTCX1, RTCX2, XTAL1, XTAL2, JTAG, and DBG pins. Table 5: dottage range for pins V _{DD(3V3)} . Table 5: dottage range for pins V _{DD(3V3)} . Table 5: dottage range for pins V _{DD(3V3)} . LPC2101_02_03_2 Modifications: Updated data sheet status to Product data sheet. Table 1: nable 2: added LPC2102FIN48 and LPC2103FHN48. Table 1: Table 1: Table 2: added LPC2102FIN48 and V _{DD(1V8)} . Table 3: updated description of pin 47, SCL1. Table 3: updated description of pins V _{DDA} and V _{DD(1V8)} . Table 3: updated description of pins V _{DDA} and V _{DD(1V8)} . Table 5: added or modified values for I _{DD(act}), I _{DD(pb} , I _{BATpd} , I _{BATact} . Table 5: removed "CCLK = 10 MHz" a	Table 9. Revision h	istory			
Modifications: Section 6.17.4 "Code security (Code Read Protection - CRP)": added description of the CRP levels (applicable to Revision A and higher). Section 6.17.7 "Power control": added description of Deep power-down mode (applicable Revision A and higher). Section 10.1 "XTAL 1 input" added. Section 10.2 "XTAL and RTC Printed Circuit Board (PCB) layout guidelines" added. Figure 6, Figure 7, Figure 8: added power consumption data for Deep power-down mode (applicable to Revision A and higher). Table 3: added table note 7. Table 4: modified value for V_{DD(3V3)}. Table 5: voltage range for pins V_{DD(3V3)}. Table 5: Voltage range for pins V_{DD(3V3)} and V_{DDA} extended to 2.6 V. LPC2101_02_03_3 20081007 Product data sheet - LPC2101_02_03_2 Modifications: Updated data sheet status to Product data sheet. Table 1. Table 2: added LPC2102FHN48 and LPC2103FHN48. Table 3: updated pad descriptions. Table 3: updated description of pin 47, SCL1. Table 3: updated description of pin 47, SCL1. Table 4: changed storage temperature range from -40 °C/125 °C to -65 °C/150 °C. Table 5: removed "CCLK = 10 MHz" and associated values for l_{DD(act)}. Section 5: added Figure 3. Section 5: added Figure 11. 	Document ID	Release date	Data sheet status		Supersedes
CRP levels (applicable to Revision A and higher). Section 6.17.7 "Power control": added description of Deep power-down mode (applicable Revision A and higher). Section 10.1 "XTAL1 input" added. Section 10.2 "XTAL and RTC Printed Circuit Board (PCB) layout guidelines" added. Figure 7, Figure 8: added power consumption data for Deep power-down mode (applicable to Revision A and higher). Table 3: added table note 7. Table 3: added dable note 7. Table 4: modified description of P0.14, RTCX1, RTCX2, XTAL1, XTAL2, JTAG, and DBG pins. Table 5: Voltage range for pins V _{DD(3V3)} . Table 5: Voltage range for pins V _{DD(3V3)} and V _{DDA} extended to 2.6 V. LPC2101_02_03_3 20081007 Product data sheet Updated data sheet status to Product data sheet. Table 1: Table 2: added LPC2102FHN48 and LPC2103FHN48. Table 3: updated pad descriptions. Table 3: updated descriptions. Table 3: updated descriptions. Table 3: updated descriptions. Table 3: updated description of pins V _{DDA} and V _{DD(1V8)} . Table 4: changed storage temperature range from -40 °C/125 °C to -65 °C/150 °C. Table 5: added or modified values for I _{DD(act)} , I _{DD(pd)} , I _{BATpd} , I _{BATact} . Table 5: added or modified values for I _{DD(act)} , I _{DD(pd)} , I _{BATpd} , I _{BATact} . Table 5: removed "CCL	LPC2101_02_03_4	20090602	Product data sheet		LPC2101_02_03_3
 Table 3: added table note 7. Table 3: modified description of P0.14, RTCX1, RTCX2, XTAL1, XTAL2, JTAG, and DBG pins. Table 4: modified value for V_{DD(3V3)}. Table 5: added and modified values for V_{hys}. Table 5: Voltage range for pins V_{DD(3V3)} and V_{DDA} extended to 2.6 V. LPC2101_02_03_3 20081007 Product data sheet LPC2101_02_03_2 Updated data sheet status to Product data sheet. Table 1 and Table 2: added LPC2102FHN48 and LPC2103FHN48. Table 1, Table 2, Table 3 and related figures: removed LPC2103FA44. Table 3: updated pad descriptions. Table 3: updated description of pin 47, SCL1. Table 3: updated description of pins V_{DDA} and V_{DD(1V8)}. Table 4: changed storage temperature range from -40 °C/125 °C to -65 °C/150 °C. Table 5: added or modified values for I_{DD(act)}, I_{DD(pd)}, I_{BATpd}, I_{BATact}. Table 5: removed "CCLK = 10 MHz" and associated values for I_{DD(act)}. Section 5: added Figure 11. LPC2101_02_03_2 20071218 Preliminary data sheet LPC2101_02_03_1 	Modifications:	CRP levels (Section 6.17 Revision A a Section 10.1 Section 10.2 Figure 6, Fig	applicable to Revision A and .7 "Power control": added de ind higher). "XTAL1 input" added. "XTAL and RTC Printed Cir jure 7, Figure 8: added powe	d higher). escription of Deep cuit Board (PCB)	power-down mode (applicable to layout guidelines" added.
LPC2101_02_03_3 20081007 Product data sheet - LPC2101_02_03_2 Modifications: • Updated data sheet status to Product data sheet. • Table 1 and Table 2: added LPC2102FHN48 and LPC2103FHN48. • Table 1 and Table 2: added LPC2102FHN48 and LPC2103FHN48. • Table 1, Table 2, Table 3 and related figures: removed LPC2103FA44. • Table 3: updated pad descriptions. • Table 3: updated description of pin 47, SCL1. • Table 3: updated description of pins V _{DDA} and V _{DD(1V8)} . • Table 4: changed storage temperature range from -40 °C/125 °C to -65 °C/150 °C. • Table 5: added or modified values for I _{DD(act)} , I _{DD(pd)} , I _{BATpd} , I _{BATact} . • Table 5: removed "CCLK = 10 MHz" and associated values for I _{DD(act)} . • Section 5: added Figure 3. • Section 11: added Figure 11. LPC2101_02_03_2 20071218 Preliminary data sheet - LPC2101_02_03_1		 <u>Table 3</u>: add <u>Table 3</u>: moorpins. <u>Table 4</u>: moorpins. <u>Table 5</u>: add 	ed table note 7. lified description of P0.14, R lified value for V _{DD(3V3)} . ed and modified values for V	/ _{hys} .	
 Table 1 and Table 2: added LPC2102FHN48 and LPC2103FHN48. Table 1, Table 2, Table 3 and related figures: removed LPC2103FA44. Table 3: updated pad descriptions. Table 3: updated description of pin 47, SCL1. Table 3: updated description of pins V_{DDA} and V_{DD(1V8)}. Table 4: changed storage temperature range from -40 °C/125 °C to -65 °C/150 °C. Table 5: added or modified values for I_{DD(act)}, I_{DD(pd)}, I_{BATpd}, I_{BATact}. Table 5: removed "CCLK = 10 MHz" and associated values for I_{DD(act)}. Section 5: added Figure 3. Section 11: added Figure 11. 	LPC2101_02_03_3		· · · · · · · · · · · · · · · · · · ·	-	
LPC2101_02_03_2 20071218 Preliminary data sheet - LPC2101_02_03_1	Modifications:	 Table 1 and Table 1, Table Table 3: upd Table 3: upd Table 3: upd Table 3: upd Table 4: chai Table 5: add Table 5: rem Section 5: add 	Table 2: added LPC2102FH e 2, Table 3 and related figu ated pad descriptions. ated description of pin 47, S ated description of pins V_{DD} , nged storage temperature ra ed or modified values for I_{DC} oved "CCLK = 10 MHz" and dded Figure 3.	N48 and LPC210 ires: removed LPC CL1. _A and V _{DD(1V8)} . ange from –40 °C/ _{p(act)} , I _{DD(pd)} , I _{BATpr}	C2103FA44. /125 °C to –65 °C/150 °C. d, I _{BATact} .
-	LPC2101_02_03_2			-	LPC2101_02_03_1
	LPC2101_02_03_1	20060118		-	

Single-chip 16-bit/32-bit microcontrollers

14. Legal information

14.1 Data sheet status

Document status ^{[1][2]}	Product status ^[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

14.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

14.3 Disclaimers

General — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities.

14.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

I²C-bus — logo is a trademark of NXP B.V.

15. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com