

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "Embedded - Microcontrollers"

Details	
Product Status	Obsolete
Core Processor	ARM7®
Core Size	16/32-Bit
Speed	70MHz
Connectivity	I²C, Microwire, SPI, SSI, SSP, UART/USART
Peripherals	POR, PWM, WDT
Number of I/O	32
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	1.65V ~ 3.6V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	48-VFQFN Exposed Pad
Supplier Device Package	48-HVQFN (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/lpc2103fhn48-551

- Two 16-bit timers/external event counters with combined three capture and seven compare channels.
- Low power Real-Time Clock (RTC) with independent power and dedicated 32 kHz clock input.
- Multiple serial interfaces including two UARTs (16C550), two Fast I^2C-buses (400 kbit/s), SPI and SSP with buffering and variable data length capabilities.
- Vectored interrupt controller with configurable priorities and vector addresses.
- Up to thirty-two, 5 V tolerant fast general purpose I/O pins.
- Up to 13 edge or level sensitive external interrupt pins available.
- 70 MHz maximum CPU clock available from programmable on-chip PLL with a possible input frequency of 10 MHz to 25 MHz and a settling time of 100 µs.
- On-chip integrated oscillator operates with an external crystal in the range from 1 MHz to 25 MHz.
- Power saving modes include Idle mode, Power-down mode with RTC active, and Power-down mode.
- Individual enable/disable of peripheral functions as well as peripheral clock scaling for additional power optimization.
- Processor wake-up from Power-down and Deep power-down (Revision A and higher) mode via external interrupt or RTC.

3. Ordering information

Table 1. Ordering information

Type number	Package		
	Name	Description	Version
LPC2101FBD48	LQFP48	plastic low profile quad flat package; 48 leads; body 7 × 7 × 1.4 mm	SOT313-2
LPC2102FBD48	LQFP48	plastic low profile quad flat package; 48 leads; body 7 × 7 × 1.4 mm	SOT313-2
LPC2103FBD48	LQFP48	plastic low profile quad flat package; 48 leads; body 7 × 7 × 1.4 mm	SOT313-2
LPC2102FHN48	HVQFN48	plastic thermal enhanced very thin quad flat package; no leads; 48 terminals; body 7 × 7 × 0.85 mm	SOT619-7
LPC2103FHN48	HVQFN48	plastic thermal enhanced very thin quad flat package; no leads; 48 terminals; body 7 × 7 × 0.85 mm	SOT619-7
LPC2103FHN48H	HVQFN48	plastic thermal enhanced very thin quad flat package; no leads; 48 terminals; body 6 × 6 × 0.85 mm	SOT778-3

3.1 Ordering options

Table 2. Ordering options

Type number	Flash memory	RAM	ADC	Temperature range (°C)
LPC2101FBD48	8 kB	2 kB	8 inputs	–40 to +85
LPC2102FBD48	16 kB	4 kB	8 inputs	–40 to +85
LPC2103FBD48	32 kB	8 kB	8 inputs	–40 to +85
LPC2102FHN48	16 kB	4 kB	8 inputs	–40 to +85
LPC2103FHN48	32 kB	8 kB	8 inputs	–40 to +85
LPC2103FHN48H	32 kB	8 kB	8 inputs	–40 to +85



Fig 3. Pin configuration (HVQFN48)

5.2 Pin description

Table 3. Pin description

Symbol	Pin	Type	Description
P0.0 to P0.31		I/O	**Port 0:** Port 0 is a 32-bit I/O port with individual direction controls for each bit. A total of 31 pins of the Port 0 can be used as general purpose bidirectional digital I/Os while P0.31 is an output only pin. The operation of port 0 pins depends upon the pin function selected via the pin connect block.
P0.0/TXD0/ MAT3.1	13[1]	I/O	**P0.0 —** General purpose input/output digital pin.
		O	**TXD0 —** Transmitter output for UART0.
		O	**MAT3.1 —** PWM output 1 for Timer 3.
P0.1/RXD0/ MAT3.2	14[1]	I/O	**P0.1 —** General purpose input/output digital pin.
		I	**RXD0 —** Receiver input for UART0.
		O	**MAT3.2 —** PWM output 2 for Timer 3.
P0.2/SCL0/ CAP0.0	18[2]	I/O	**P0.2 —** General purpose input/output digital pin. Output is open-drain.
		I/O	**SCL0 —** I^2C0 clock Input/output. Open-drain output (for I^2C-bus compliance).
		I	**CAP0.0 —** Capture input for Timer 0, channel 0.
P0.3/SDA0/ MAT0.0	21[2]	I/O	**P0.3 —** General purpose input/output digital pin. Output is open-drain.
		I/O	**SDA0 —** I^2C0 data input/output. Open-drain output (for I^2C-bus compliance).
		O	**MAT0.0 —** PWM output for Timer 0, channel 0. Output is open-drain.
P0.4/SCK0/ CAP0.1	22[1]	I/O	**P0.4 —** General purpose input/output digital pin.
		I/O	**SCK0 —** Serial clock for SPI0. SPI clock output from master or input to slave.
		I	**CAP0.1 —** Capture input for Timer 0, channel 1.
P0.5/MISO0/ MAT0.1	23[1]	I/O	**P0.5 —** General purpose input/output digital pin.
		I/O	**MISO0 —** Master In Slave Out for SPI0. Data input to SPI master or data output from SPI slave.
		O	**MAT0.1 —** PWM output for Timer 0, channel 1.
P0.6/MOSI0/ CAP0.2	24[1]	I/O	**P0.6 —** General purpose input/output digital pin.
		I/O	**MOSI0 —** Master Out Slave In for SPI0. Data output from SPI master or data input to SPI slave.
		I	**CAP0.2 —** Capture input for Timer 0, channel 2.
P0.7/SSEL0/ MAT2.0	28[1]	I/O	**P0.7 —** General purpose input/output digital pin.
		I	**SSEL0 —** Slave Select for SPI0. Selects the SPI interface as a slave.
		O	**MAT2.0 —** PWM output for Timer 2, channel 0.
P0.8/TXD1/ MAT2.1	29[1]	I/O	**P0.8 —** General purpose input/output digital pin.
		O	**TXD1 —** Transmitter output for UART1.
		O	**MAT2.1 —** PWM output for Timer 2, channel 1.
P0.9/RXD1/ MAT2.2	30[1]	I/O	**P0.9 —** General purpose input/output digital pin.
		I	**RXD1 —** Receiver input for UART1.
		O	**MAT2.2 —** PWM output for Timer 2, channel 2.
P0.10/RTS1/ CAP1.0/AD0.3	35[3]	I/O	**P0.10 —** General purpose input/output digital pin.
		O	**RTS1 —** Request to Send output for UART1.
		I	**CAP1.0 —** Capture input for Timer 1, channel 0.
		I	**AD0.3 —** ADC 0, input 3.

Table 3. Pin description *...continued*

Symbol	Pin	Type	Description
P0.11/CTS1/ CAP1.1/AD0.4	36[3]	I/O	**P0.11 —** General purpose input/output digital pin.
		I	**CTS1 —** Clear to Send input for UART1.
		I	**CAP1.1 —** Capture input for Timer 1, channel 1.
		I	**AD0.4 —** ADC 0, input 4.
P0.12/DSR1/ MAT1.0/AD0.5	37[3]	I/O	**P0.12 —** General purpose input/output digital pin.
		I	**DSR1 —** Data Set Ready input for UART1.
		O	**MAT1.0 —** PWM output for Timer 1, channel 0.
		I	**AD0.5 —** ADC 0, input 5.
P0.13/DTR1/ MAT1.1	41[1]	I/O	**P0.13 —** General purpose input/output digital pin.
		O	**DTR1 —** Data Terminal Ready output for UART1.
		O	**MAT1.1 —** PWM output for Timer 1, channel 1.
P0.14/DCD1/ SCK1/EINT1	44[4][5]	I/O	**P0.14 —** General purpose input/output digital pin.
		I	**DCD1 —** Data Carrier Detect input for UART1.
		I/O	**SCK1 —** Serial Clock for SPI1. SPI clock output from master or input to slave.
		I	**EINT1 —** External interrupt 1 input.
P0.15/RI1/ EINT2	45[4]	I/O	**P0.15 —** General purpose input/output digital pin.
		I	**RI1 —** Ring Indicator input for UART1.
		I	**EINT2 —** External interrupt 2 input.
P0.16/EINT0/ MAT0.2	46[4]	I/O	**P0.16 —** General purpose input/output digital pin.
		I	**EINT0 —** External interrupt 0 input.
		O	**MAT0.2 —** PWM output for Timer 0, channel 2.
P0.17/CAP1.2/ SCL1	47[6]	I/O	**P0.17 —** General purpose input/output digital pin. The output is not open-drain.
		I	**CAP1.2 —** Capture input for Timer 1, channel 2.
		I/O	**SCL1 —** I^2C1 clock Input/output. This pin is an open-drain output if I^2C1 function is selected in the pin connect block.
P0.18/CAP1.3/ SDA1	48[6]	I/O	**P0.18 —** General purpose input/output digital pin. The output is not open-drain.
		I	**CAP1.3 —** Capture input for Timer 1, channel 3.
		I/O	**SDA1 —** I^2C1 data Input/output. This pin is an open-drain output if I^2C1 function is selected in the pin connect block.
P0.19/MAT1.2/ MISO1	1[1]	I/O	**P0.19 —** General purpose input/output digital pin.
		O	**MAT1.2 —** PWM output for Timer 1, channel 2.
		I/O	**MISO1 —** Master In Slave Out for SSP. Data input to SSP master or data output from SSP slave.
P0.20/MAT1.3/ MOSI1	2[1]	I/O	**P0.20 —** General purpose input/output digital pin.
		O	**MAT1.3 —** PWM output for Timer 1, channel 3.
		I/O	**MOSI1 —** Master Out Slave for SSP. Data output from SSP master or data input to SSP slave.
P0.21/SSEL1/ MAT3.0	3[1]	I/O	**P0.21 —** General purpose input/output digital pin.
		I	**SSEL1 —** Slave Select for SPI1. Selects the SPI interface as a slave.
		O	**MAT3.0 —** PWM output for Timer 3, channel 0.

Table 3. Pin description *...continued*

Symbol	Pin	Type	Description
P0.22/AD0.0	32[3]	I/O	**P0.22 —** General purpose input/output digital pin.
		I	**AD0.0 —** ADC 0, input 0.
P0.23/AD0.1	33[3]	I/O	**P0.23 —** General purpose input/output digital pin.
		I	**AD0.1 —** ADC 0, input 1.
P0.24/AD0.2	34[3]	I/O	**P0.24 —** General purpose input/output digital pin.
		I	**AD0.2 —** ADC 0, input 2.
P0.25/AD0.6	38[3]	I/O	**P0.25 —** General purpose input/output digital pin.
		I	**AD0.6 —** ADC 0, input 6.
P0.26/AD0.7	39[3]	I/O	**P0.26 —** General purpose input/output digital pin.
		I	**AD0.7 —** ADC 0, input 7.
P0.27/$\overline{\text{TRST}}$/CAP2.0	8[1]	I/O	**P0.27 —** General purpose input/output digital pin.
		I	**$\overline{\text{TRST}}$ —** Test Reset for JTAG interface. If DBGSEL is HIGH, this pin is automatically configured for use with EmbeddedICE (Debug mode).
		I	**CAP2.0 —** Capture input for Timer 2, channel 0.
P0.28/TMS/CAP2.1	9[1]	I/O	**P0.28 —** General purpose input/output digital pin.
		I	**TMS —** Test Mode Select for JTAG interface. If DBGSEL is HIGH, this pin is automatically configured for use with EmbeddedICE (Debug mode).
		I	**CAP2.1 —** Capture input for Timer 2, channel 1.
P0.29/TCK/CAP2.2	10[1]	I/O	**P0.29 —** General purpose input/output digital pin.
		I	**TCK —** Test Clock for JTAG interface. This clock must be slower than $\frac{1}{6}$ of the CPU clock (CCLK) for the JTAG interface to operate. If DBGSEL is HIGH, this pin is automatically configured for use with EmbeddedICE (Debug mode).
		I	**CAP2.2 —** Capture input for Timer 2, channel 2.
P0.30/TDI/MAT3.3	15[1]	I/O	**P0.30 —** General purpose input/output digital pin.
		I	**TDI —** Test Data In for JTAG interface. If DBGSEL is HIGH, this pin is automatically configured for use with EmbeddedICE (Debug mode).
		O	**MAT3.3 —** PWM output 3 for Timer 3.
P0.31/TDO	16[1]	O	**P0.31 —** General purpose output only digital pin.
		O	**TDO —** Test Data Out for JTAG interface. If DBGSEL is HIGH, this pin is automatically configured for use with EmbeddedICE (Debug mode).
RTCX1	20[7][8]	I	Input to the RTC oscillator circuit. Input voltage must not exceed 1.8 V.
RTCX2	25[7][8]	O	Output from the RTC oscillator circuit.
RTCK	26[7]	I/O	**Returned test clock output:** Extra signal added to the JTAG port. Assists debugger synchronization when processor frequency varies. Bidirectional pin with internal pull-up.
XTAL1	11	I	Input to the oscillator circuit and internal clock generator circuits. Input voltage must not exceed 1.8 V.
XTAL2	12	O	Output from the oscillator amplifier.
DBGSEL	27	I	**Debug select:** When LOW, the part operates normally. When externally pulled HIGH at reset, P0.27 to P0.31 are configured as JTAG port, and the part is in Debug mode[9]. Input with internal pull-down.
$\overline{\text{RST}}$	6	I	**External reset input:** A LOW on this pin resets the device, causing I/O ports and peripherals to take on their default states and processor execution to begin at address 0. TTL with hysteresis, 5 V tolerant.

6. Functional description

6.1 Architectural overview

The ARM7TDMI-S is a general purpose 32-bit microprocessor, which offers high performance and very low power consumption. The ARM architecture is based on Reduced Instruction Set Computer (RISC) principles, and the instruction set and related decode mechanism are much simpler than those of microprogrammed Complex Instruction Set Computers (CISC). This simplicity results in a high instruction throughput and impressive real-time interrupt response from a small and cost-effective processor core.

Pipeline techniques are employed so that all parts of the processing and memory systems can operate continuously. Typically, while one instruction is being executed, its successor is being decoded, and a third instruction is being fetched from memory.

The ARM7TDMI-S processor also employs a unique architectural strategy known as Thumb, which makes it ideally suited to high-volume applications with memory restrictions, or applications where code density is an issue.

The key idea behind Thumb is that of a super-reduced instruction set. Essentially, the ARM7TDMI-S processor has two instruction sets:

- The standard 32-bit ARM set.
- A 16-bit Thumb set.

The Thumb set's 16-bit instruction length allows it to approach twice the density of standard ARM code while retaining most of the ARM's performance advantage over a traditional 16-bit processor using 16-bit registers. This is possible because Thumb code operates on the same 32-bit register set as ARM code.

Thumb code is able to provide up to 65 % of the code size of ARM, and 160 % of the performance of an equivalent ARM processor connected to a 16-bit memory system.

The particular flash implementation in the LPC2101/02/03 allows for full speed execution also in ARM mode. It is recommended to program performance critical and short code sections in ARM mode. The impact on the overall code size will be minimal but the speed can be increased by 30 % over Thumb mode.

6.2 On-chip flash program memory

The LPC2101/02/03 incorporate a 8 kB, 16 kB or 32 kB flash memory system respectively. This memory may be used for both code and data storage. Programming of the flash memory may be accomplished in several ways. It may be programmed in system via the serial port. The application program may also erase and/or program the flash while the application is running, allowing a great degree of flexibility for data storage field firmware upgrades, etc. The entire flash memory is available for user code as the bootloader resides in a separate memory.

The LPC2101/02/03 flash memory provides a minimum of 100,000 erase/write cycles and 20 years of data-retention memory.

6.5 Interrupt controller

The VIC accepts all of the interrupt request inputs and categorizes them as FIQ, vectored IRQ, and non-vectored IRQ as defined by programmable settings. The programmable assignment scheme means that priorities of interrupts from the various peripherals can be dynamically assigned and adjusted.

FIQ has the highest priority. If more than one request is assigned to FIQ, the VIC combines the requests to produce the FIQ signal to the ARM processor. The fastest possible FIQ latency is achieved when only one request is classified as FIQ, because then the FIQ service routine does not need to branch into the interrupt service routine but can run from the interrupt vector location. If more than one request is assigned to the FIQ class, the FIQ service routine will read a word from the VIC that identifies which FIQ source(s) is (are) requesting an interrupt.

Vectored IRQs have the middle priority. Sixteen of the interrupt requests can be assigned to this category. Any of the interrupt requests can be assigned to any of the 16 vectored IRQ slots, among which slot 0 has the highest priority and slot 15 has the lowest.

Non-vectored IRQs have the lowest priority.

The VIC combines the requests from all the vectored and non-vectored IRQs to produce the IRQ signal to the ARM processor. The IRQ service routine can start by reading a register from the VIC and jumping there. If any of the vectored IRQs are pending, the VIC provides the address of the highest-priority requesting IRQs service routine, otherwise it provides the address of a default routine that is shared by all the non-vectored IRQs. The default routine can read another VIC register to see what IRQs are active.

6.5.1 Interrupt sources

Each peripheral device has one interrupt line connected to the Vectored Interrupt Controller, but may have several internal interrupt flags. Individual interrupt flags may also represent more than one interrupt source.

6.6 Pin connect block

The pin connect block allows selected pins of the microcontroller to have more than one function. Configuration registers control the multiplexers to allow connection between the pin and the on chip peripherals. Peripherals should be connected to the appropriate pins prior to being activated, and prior to any related interrupt(s) being enabled. Activity of any enabled peripheral function that is not mapped to a related pin should be considered undefined.

The pin control module with its pin select registers defines the functionality of the microcontroller in a given hardware environment.

After reset all pins of Port 0 are configured as input with the following exceptions: If the DBGSEL pin is HIGH (Debug mode enabled), the JTAG pins will assume their JTAG functionality for use with EmbeddedICE and cannot be configured via the pin connect block.

- Combined SPI master and slave.
- Maximum data bit rate of one eighth of the input clock rate.

6.12 SSP serial I/O controller

The LPC2101/02/03 each contain one SSP. The SSP controller is capable of operation on a SPI, 4-wire SSI, or Microwire bus. It can interact with multiple masters and slaves on the bus. However, only a single master and a single slave can communicate on the bus during a given data transfer. The SSP supports full duplex transfers, with data frames of 4 bits to 16 bits flowing from the master to the slave and from the slave to the master. Often only one of these data streams carries meaningful data.

6.12.1 Features

- Compatible with Motorola SPI, 4-wire Texas Instruments SSI, and National Semiconductor's Microwire buses
- Synchronous serial communication
- Master or slave operation
- 8-frame FIFOs for both transmit and receive
- Four bits to 16 bits per frame

6.13 General purpose 32-bit timers/external event counters

The Timer/Counter is designed to count cycles of the Peripheral Clock (PCLK) or an externally supplied clock and optionally generate interrupts or perform other actions at specified timer values, based on four match registers. It also includes four capture inputs to trap the timer value when an input signal transitions, optionally generating an interrupt. Multiple pins can be selected to perform a single capture or match function, providing an application with 'or' and 'and', as well as 'broadcast' functions among them.

The LPC2101/02/03 can count external events on one of the capture inputs if the minimum external pulse is equal or longer than a period of the PCLK. In this configuration, unused capture lines can be selected as regular timer capture inputs or used as external interrupts.

6.13.1 Features

- A 32-bit timer/counter with a programmable 32-bit prescaler.
- External event counter or timer operation.
- Four 32-bit capture channels per timer/counter that can take a snapshot of the timer value when an input signal transitions. A capture event may also optionally generate an interrupt.
- Four 32-bit match registers that allow:
  - Continuous operation with optional interrupt generation on match.
  - Stop timer on match with optional interrupt generation.
  - Reset timer on match with optional interrupt generation.
- Four external outputs per timer/counter corresponding to match registers, with the following capabilities:
  - Set LOW on match.

- Set HIGH on match.
- Toggle on match.
- Do nothing on match.

6.14 General purpose 16-bit timers/external event counters

The Timer/Counter is designed to count cycles of the peripheral clock (PCLK) or an externally supplied clock and optionally generate interrupts or perform other actions at specified timer values, based on four match registers. It also includes three capture inputs to trap the timer value when an input signal transitions, optionally generating an interrupt. Multiple pins can be selected to perform a single capture or match function, providing an application with ‘or’ and ‘and’, as well as ‘broadcast’ functions among them.

The LPC2101/02/03 can count external events on one of the capture inputs if the minimum external pulse is equal or longer than a period of the PCLK. In this configuration, unused capture lines can be selected as regular timer capture inputs or used as external interrupts.

6.14.1 Features

- Two 16-bit timer/counters with a programmable 16-bit prescaler.
- External event counter or timer operation.
- Three 16-bit capture channels that can take a snapshot of the timer value when an input signal transitions. A capture event may also optionally generate an interrupt.
- Four 16-bit match registers that allow:
  - Continuous operation with optional interrupt generation on match.
  - Stop timer on match with optional interrupt generation.
  - Reset timer on match with optional interrupt generation.
- Four external outputs per timer/counter corresponding to match registers, with the following capabilities:
  - Set LOW on match.
  - Set HIGH on match.
  - Toggle on match.
  - Do nothing on match.

6.15 Watchdog timer

The purpose of the watchdog is to reset the microcontroller within a reasonable amount of time if it enters an erroneous state. When enabled, the watchdog will generate a system reset if the user program fails to ‘feed’ (or reload) the watchdog within a predetermined amount of time.

6.15.1 Features

- Internally resets chip if not periodically reloaded.
- Debug mode.
- Enabled by software but requires a hardware reset or a watchdog reset/interrupt to be disabled.

- Incorrect/Incomplete feed sequence causes reset/interrupt if enabled.
- Flag to indicate watchdog reset.
- Programmable 32-bit timer with internal pre-scaler.
- Selectable time period from ($T_{PCLK} \times 256 \times 4$) to ($T_{PCLK} \times 2^{32} \times 4$) in multiples of $T_{PCLK} \times 4$.

6.16 Real-time clock

The Real-Time Clock (RTC) is designed to provide a set of counters to measure time when normal or idle operating mode is selected. The RTC has been designed to use little power, making it suitable for battery powered systems where the CPU is not running continuously (Idle mode).

6.16.1 Features

- Measures the passage of time to maintain a calendar and clock.
- Ultra-low power design to support battery powered systems.
- Provides Seconds, Minutes, Hours, Day of Month, Month, Year, Day of Week, and Day of Year.
- Can use either the RTC dedicated 32 kHz oscillator input or clock derived from the external crystal/oscillator input at XTAL1. The programmable reference clock divider allows fine adjustment of the RTC.
- Dedicated power supply pin can be connected to a battery or the main 3.3 V.

6.17 System control

6.17.1 Crystal oscillator

The on-chip integrated oscillator operates with external crystal in range of 1 MHz to 25 MHz. The oscillator output frequency is called f_{osc} and the ARM processor clock frequency is referred to as CCLK for purposes of rate equations, etc. f_{osc} and CCLK are the same value unless the PLL is running and connected. Refer to Section 6.17.2 “PLL” and Section 10.1 “XTAL1 input” for additional information.

6.17.2 PLL

The PLL accepts an input clock frequency in the range of 10 MHz to 25 MHz. The input frequency is multiplied up into the range of 10 MHz to 70 MHz with a Current Controlled Oscillator (CCO). The multiplier can be an integer value from 1 to 32 (in practice, the multiplier value cannot be higher than 6 on this family of microcontrollers due to the upper frequency limit of the CPU). The CCO operates in the range of 156 MHz to 320 MHz, so there is an additional divider in the loop to keep the CCO within its frequency range while the PLL is providing the desired output frequency. The output divider may be set to divide by 2, 4, 8, or 16 to produce the output clock. Since the minimum output divider value is 2, it is insured that the PLL output has a 50 % duty cycle. The PLL is turned off and bypassed following a chip reset and may be enabled by software. The program must configure and activate the PLL, wait for the PLL to lock, and then connect to the PLL as a clock source. The PLL settling time is 100 µs.

Table 5. Static characteristics *...continued*

T_{amb} = −40 °C to +85 °C for commercial applications, unless otherwise specified.

Symbol	Parameter	Conditions		Min	Typ[1]	Max	Unit
I_{pu}	pull-up current	V_I = 0 V	[13]	−15	−50	−85	µA
		$V_{DD(3V3)} < V_I < 5$ V	[12]	0	0	0	µA
$I_{DD(CORE)}$	core supply current	**Active mode;** code `while(1){}` executed from flash; all peripherals enabled via PCONP register but not configured to run; CCLK = 70 MHz					
		$V_{DD(1V8)}$ = 1.8 V; T_{amb} = 25 °C		-	41	70	mA
		Power-down mode;					
		$V_{DD(1V8)}$ = 1.8 V; T_{amb} = 25 °C		-	2.5	25	µA
		$V_{DD(1V8)}$ = 1.8 V; T_{amb} = 85 °C		-	35	105	µA
		Deep power-down mode; RTC off; SRAM off; T_{amb} = 25 °C					
		$V_{i(VBAT)}$ = 3.3 V; $V_{DD(1V8)}$ = 1.8 V		-	0.7	-	µA
I_{BAT}	battery supply current	**Active mode**; CCLK = 70 MHz; PCLK = 17.5 MHz; PCLK enabled to RTCK; RTC clock = 32 kHz (from RTCX pins); T_{amb} = 25 °C	[14]				
		$V_{DD(1V8)}$ = 1.8 V; $V_{i(VBAT)}$ = 3.0 V		-	10	15	µA
		Power-down mode; RTC clock = 32 kHz (from RTCX pins); T_{amb} = 25 °C					
		$V_{DD(1V8)}$ = 1.8 V; $V_{i(VBAT)}$ = 2.5 V		-	7	12	µA
		$V_{DD(1V8)}$ = 1.8 V; $V_{i(VBAT)}$ = 3.0 V		-	8	12	µA
		Deep power-down mode; RTC off; SRAM off; T_{amb} = 25 °C					
		$V_{DD(1V8)}$ = 1.8 V; $V_{i(VBAT)}$ = 3.0 V		-	8	-	µA
I^2C-bus pins							
V_{IH}	HIGH-level input voltage			$0.7V_{DD(3V3)}$	-	-	V
V_{IL}	LOW-level input voltage			-	-	$0.3V_{DD(3V3)}$	V
V_{hys}	hysteresis voltage			-	$0.5V_{DD(3V3)}$	-	V
V_{OL}	LOW-level output voltage	I_{OLS} = 3 mA	[10]	-	-	0.4	V
I_{LI}	input leakage current	$V_I = V_{DD(3V3)}$		-	2	4	µA
		V_I = 5 V	[15]	-	10	22	µA
Oscillator pins							
$V_{i(XTAL1)}$	input voltage on pin XTAL1			0	-	1.8	V

Table 5. Static characteristics *…continued*

T_{amb} = −40 °C to +85 °C for commercial applications, unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ[1]	Max	Unit
$V_{o(XTAL2)}$	output voltage on pin XTAL2		0	-	1.8	V
$V_{i(RTCX1)}$	input voltage on pin RTCX1		0	-	1.8	V
$V_{o(RTCX2)}$	output voltage on pin RTCX2		0	-	1.8	V

[1] Typical ratings are not guaranteed. The values listed are at room temperature (25 °C), nominal supply voltages.

[2] Core and internal rail.

[3] External rail.

[4] If $V_{DD(3V3)}$ < 3.0 V, the I/O pins are not 5 V tolerant, and the ADC input voltage is limited to V_{DDA} = 3.0 V.

[5] If V_{DDA} < 3.0 V, the I/O pins are not 5 V tolerant.

[6] The RTC typically fails when $V_{i(VBAT)}$ drops below 1.6 V.

[7] Including voltage on outputs in 3-state mode.

[8] $V_{DD(3V3)}$ supply voltages must be present.

[9] 3-state outputs go into 3-state mode when $V_{DD(3V3)}$ is grounded.

[10] Accounts for 100 mV voltage drop in all supply lines.

[11] Allowed as long as the current limit does not exceed the maximum current allowed by the device.

[12] Minimum condition for V_I = 4.5 V, maximum condition for V_I = 5.5 V. $V_{DDA} \geq 3.0$ V and $V_{DD(3V3)} \geq 3.0$ V.

[13] Applies to P0.25:16.

[14] Battery supply current on pin VBAT.

[15] Input leakage current to V_{SS}.

Table 6. ADC static characteristics

V_{DDA} = 2.5 V to 3.6 V; T_{amb} = −40 °C to +85 °C unless otherwise specified. ADC frequency 4.5 MHz.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V_{IA}	analog input voltage		0	-	V_{DDA}	V
C_{ia}	analog input capacitance		-	-	1	pF
E_D	differential linearity error	[1][2][3]	-	-	±1	LSB
$E_{L(adj)}$	integral non-linearity	[1][4]	-	-	±2	LSB
E_O	offset error	[1][5]	-	-	±3	LSB
E_G	gain error	[1][6]	-	-	±0.5	%
E_T	absolute error	[1][7]	-	-	±4	LSB

[1] Conditions: V_{SSA} = 0 V, V_{DDA} = 3.3 V and $V_{DD(3V3)}$ = 3.3 V for 10-bit resolution at full speed; V_{DDA} = 2.6 V, $V_{DD(3V3)}$ = 2.6 V for 8-bit resolution at full speed.

[2] The ADC is monotonic, there are no missing codes.

[3] The differential linearity error (E_D) is the difference between the actual step width and the ideal step width. See Figure 5.

[4] The integral non-linearity ($E_{L(adj)}$) is the peak difference between the center of the steps of the actual and the ideal transfer curve after appropriate adjustment of gain and offset errors. See Figure 5.

[5] The offset error (E_O) is the absolute difference between the straight line which fits the actual curve and the straight line which fits the ideal curve. See Figure 5.

[6] The gain error (E_G) is the relative difference in percent between the straight line fitting the actual transfer curve after removing offset error, and the straight line which fits the ideal transfer curve. See Figure 5.

[7] The absolute error (E_T) is the maximum difference between the center of the steps of the actual transfer curve of the non-calibrated ADC and the ideal transfer curve. See Figure 5.



(1) Example of an actual transfer curve.

(2) The ideal transfer curve.

(3) Differential linearity error (E_D).

(4) Integral non-linearity ($E_{L(adj)}$).

(5) Center of a step of the actual transfer curve.

Fig 5. ADC conversion characteristics

9. Dynamic characteristics

Table 7. Dynamic characteristics

T_{amb} = 0 °C to 70 °C for commercial applications, −40 °C to +85 °C for industrial applications, $V_{DD(1V8)}$, $V_{DD(3V3)}$ over specified ranges[1].

Symbol	Parameter	Conditions	Min	Typ[2]	Max	Unit
External clock						
f_{osc}	oscillator frequency		10	-	25	MHz
$T_{cy(clk)}$	clock cycle time		40	-	100	ns
t_{CHCX}	clock HIGH time		$T_{cy(clk)} \times 0.4$	-	-	ns
t_{CLCX}	clock LOW time		$T_{cy(clk)} \times 0.4$	-	-	ns
t_{CLCH}	clock rise time		-	-	5	ns
t_{CHCL}	clock fall time		-	-	5	ns
Port pins (except P0.2 and P0.3)						
$t_{r(o)}$	output rise time		-	10	-	ns
$t_{f(o)}$	output fall time		-	10	-	ns
I^2C-bus pins (P0.2 and P0.3)						
$t_{f(o)}$	output fall time	V_{IH} to V_{IL}	$20 + 0.1 \times C_b$[3]	-	-	ns

[1] Parameters are valid over operating temperature range unless otherwise specified.

[2] Typical ratings are not guaranteed. The values listed are at room temperature (25 °C), nominal supply voltages.

[3] Bus capacitance C_b in pF, from 10 pF to 400 pF.

10. Application information

10.1 XTAL1 input

The input voltage to the on-chip oscillators is limited to 1.8 V. If the oscillator is driven by a clock in slave mode, it is recommended that the input be coupled through a capacitor with C_i = 100 pF. To limit the input voltage to the specified range, choose an additional capacitor to ground C_g which attenuates the input voltage by a factor $C_i/(C_i + C_g)$. In slave mode, a minimum of 200 mV (RMS) is needed. For more details see the *LPC2101/02/03 User manual UM10161*.



Fig 9. Slave mode operation of the on-chip oscillator

10.2 XTAL and RTC Printed Circuit Board (PCB) layout guidelines

The crystal should be connected on the PCB as close as possible to the oscillator input and output pins of the chip. Take care that the load capacitors C_{x1} and C_{x2}, and C_{x3} in case of third overtone crystal usage, have a common ground plane. The external components must also be connected to the ground plain. Loops must be made as small as possible, in order to keep the noise coupled in via the PCB as small as possible. Also parasitics should stay as small as possible. Values of C_{x1} and C_{x2} should be chosen smaller accordingly to the increase in parasitics of the PCB layout.

11. Package outline

LQFP48: plastic low profile quad flat package; 48 leads; body 7 x 7 x 1.4 mm **SOT313-2**



DIMENSIONS (mm are the original dimensions)

UNIT	A max.	A_1	A_2	A_3	b_p	c	$D^{(1)}$	$E^{(1)}$	e	H_D	H_E	L	L_p	v	w	y	$Z_D^{(1)}$	$Z_E^{(1)}$	θ
mm	1.6	0.20 0.05	1.45 1.35	0.25	0.27 0.17	0.18 0.12	7.1 6.9	7.1 6.9	0.5	9.15 8.85	9.15 8.85	1	0.75 0.45	0.2	0.12	0.1	0.95 0.55	0.95 0.55	7^o 0^o

Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	JEITA			
SOT313-2	136E05	MS-026				~~00-01-19~~ 03-02-25

Fig 10. Package outline SOT313-2 (LQFP48)

HVQFN48: plastic thermal enhanced very thin quad flat package; no leads; 48 terminals; body 6 x 6 x 0.85 mm **SOT778-3**



DIMENSIONS (mm are the original dimensions)

UNIT	A(1) max	A_1	b	c	D(1)	D_h	E(1)	E_h	e	e_1	e_2	L	v	w	y	y_1
mm	1	0.05 0.00	0.25 0.15	0.2	6.1 5.9	3.95 3.65	6.1 5.9	3.95 3.65	0.4	4.4	4.4	0.5 0.3	0.1	0.05	0.05	0.1

Note

1. Plastic or metal protrusions of 0.075 mm maximum per side are not included

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	JEITA			
SOT778-3	- - -	- - -	- - -			~~04-06-16~~ 04-06-23

Fig 12. Package outline SOT778-3 (HVQFN48)

12. Abbreviations

Table 8. Acronym list

Acronym	Description
ADC	Analog-to-Digital Converter
AMBA	Advanced Microcontroller Bus Architecture
APB	Advanced Peripheral Bus
DCC	Debug Communications Channel
DSP	Digital Signal Processor
FIFO	First In, First Out
FIQ	Fast Interrupt reQuest
GPIO	General Purpose Input/Output
IAP	In-Application Programming
IRQ	Interrupt Request
ISP	In-System Programming
PLL	Phase-Locked Loop
PWM	Pulse Width Modulator
SPI	Serial Peripheral Interface
SRAM	Static Random Access Memory
SSI	Synchronous Serial Interface
SSP	Synchronous Serial Port
TTL	Transistor-Transistor Logic
UART	Universal Asynchronous Receiver/Transmitter
VIC	Vectored Interrupt Controller

14. Legal information

14.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

14.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

14.3 Disclaimers

General — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities.

14.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

I^2C-bus — logo is a trademark of NXP B.V.

15. Contact information

For more information, please visit: **http://www.nxp.com**

For sales office addresses, please send an email to: **salesaddresses@nxp.com**

16. Contents

For more information, please visit: http://www.nxp.com
For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 2 June 2009
Document identifier: LPC2101_02_03_4