

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

| Product Status | Active |
|----------------------------|---|
| Core Processor | ARM® Cortex®-M0+ |
| Core Size | 32-Bit Single-Core |
| Speed | 48MHz |
| Connectivity | I ² C, LINbus, SPI, UART/USART |
| Peripherals | Brown-out Detect/Reset, DMA, POR, WDT |
| Number of I/O | 22 |
| Program Memory Size | 8KB (8K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 4K x 8 |
| Voltage - Supply (Vcc/Vdd) | 1.62V ~ 3.63V |
| Data Converters | A/D 10x12b; D/A 1x10b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 24-VFQFN Exposed Pad |
| Supplier Device Package | 24-QFN (4x4) |
| Purchase URL | https://www.e-xfl.com/product-detail/atmel/atsamd10d13a-mut |
| | |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Atmel SAM D10

Atmel

SMART ARM-Based Microcontroller

DATASHEET SUMMARY

Description

The Atmel[®] | SMART[™] SAM D10 is a series of low-power microcontrollers using the 32-bit ARM[®] Cortex[®]-M0+ processor, and ranging from 14- to 24-pins with up to 16KB Flash and 4KB of SRAM. The SAM D10 devices operate at a maximum frequency of 48MHz and reach 2.46 Coremark/MHz. They are designed for simple and intuitive migration with identical peripheral modules, hex compatible code, identical linear address map and pin compatible migration paths between all devices in the product series. All devices include intelligent and flexible peripherals, Atmel Event System for inter-peripheral signaling, and support for capacitive touch button, slider and wheel user interfaces. The SAM D10 series is compatible to the other product series in the SAM D family, enabling easy migration to larger device with added features.

The Atmel SAM D10 devices provide the following features: In-system programmable Flash, sixchannel direct memory access (DMA) controller, 6 channel Event System, programmable interrupt controller, up to 22 programmable I/O pins, 32-bit real-time clock and calendar, two 16bit Timer/Counters (TC) and one 24-bit Timer/Counter for Control (TCC), where each TC can be configured to perform frequency and waveform generation, accurate program execution timing or input capture with time and frequency measurement of digital signals. The TCs can operate in 8or 16-bit mode, selected TCs can be cascaded to form a 32-bit TC, and one timer/counter has extended functions optimized for motor, lighting and other control applications. The series provide up to three Serial Communication Modules (SERCOM) that each can be configured to act as an USART, UART, SPI, I²C up to 3.4MHz, SMBus, PMBus and LIN slave; up to 10-channel 350ksps 12-bit ADC with programmable gain and optional oversampling and decimation supporting up to 16-bit resolution, one 10-bit 350ksps DAC, two analog comparators with window mode, Peripheral Touch Controller supporting up to 72 buttons, sliders, wheels and proximity sensing; programmable Watchdog Timer, brown-out detector and power-on reset and two-pin Serial Wire Debug (SWD) program and debug interface.

All devices have accurate and low-power external and internal oscillators. All oscillators can be used as a source for the system clock. Different clock domains can be independently configured to run at different frequencies, enabling power saving by running each peripheral at its optimal clock frequency, and thus maintaining a high CPU frequency while reducing power consumption.

The SAM D10 devices have two software-selectable sleep modes, idle and standby. In idle mode the CPU is stopped while all other functions can be kept running. In standby all clocks and functions are stopped expect those selected to continue running. The device supports SleepWalking. This feature allows the peripheral to wake up from sleep based on predefined conditions, and thus allows the CPU to wake up only when needed, e.g. when a threshold is crossed or a result is ready. The Event System supports synchronous and asynchronous events, allowing peripherals to receive, react to and send events even in standby mode.

The Flash program memory can be reprogrammed in-system through the SWD interface. The same interface can be used for non-intrusive on-chip debug and trace of application code. A boot loader running in the device can use any communication interface to download and upgrade the application program in the Flash memory.

The Atmel SAM D10 devices are supported with a full suite of program and system development tools, including C compilers, macro assemblers, program debugger/simulators, programmers and evaluation kits.

Features

- Processor
 - ARM Cortex-M0+ CPU running at up to 48MHz
 - Single-cycle hardware multiplier
 - Micro Trace Buffer
 - Memories
 - 8/16KB in-system self-programmable Flash
 - 4KB SRAM Memory
- System
 - Power-on reset (POR) and brown-out detection (BOD)
 - Internal and external clock options with 48MHz Digital Frequency Locked Loop (DFLL48M) and 48MHz to 96MHz Fractional Digital Phase Locked Loop (FDPLL96M)
 - External Interrupt Controller (EIC)
 - 8 external interrupts
 - One non-maskable interrupt
 - Two-pin Serial Wire Debug (SWD) programming, test and debugging interface
- Low Power
 - Idle and standby sleep modes
 - SleepWalking peripherals
- Peripherals
 - 6-channel Direct Memory Access Controller (DMAC)
 - 6-channel Event System
 - Two 16-bit Timer/Counters (TC), configurable as either:
 - One 16-bit TC with compare/capture channels
 - One 8-bit TC with compare/capture channels
 - One 32-bit TC with compare/capture channels, by using two TCs
 - One 24-bit Timer/Counters for Control (TCC), with extended functions:
 - Up to four compare channels with optional complementary output
 - Generation of synchronized pulse width modulation (PWM) pattern across port pins
 - Deterministic fault protection, fast decay and configurable dead-time between complementary output
 - Dithering that increase resolution with up to 5 bit and reduce quantization error
 - 32-bit Real Time Counter (RTC) with clock/calendar function
 - Watchdog Timer (WDT)
 - CRC-32 generator
 - Up to three Serial Communication Interfaces (SERCOM), each configurable to operate as either:
 - USART with full-duplex and single-wire half-duplex configuration
 - I²C Bus up to 3.4MHz
 - SMBUS/PMBUS
 - SPI
 - LIN slave
 - 12-bit, 350ksps Analog-to-Digital Converter (ADC) with up to 10 channels
 - Differential and single-ended input
 - 1/2x to 16x programmable gain stage
 - Automatic offset and gain error compensation
 - Oversampling and decimation in hardware to support 13-, 14-, 15- or 16-bit resolution
 - 10-bit, 350ksps Digital-to-Analog Converter (DAC)
 - Two Analog Comparators (AC) with window compare function
 - Peripheral Touch Controller (PTC)
 - Up to 72-channel capacitive touch and proximity sensing
- I/O
 - Up to 22 programmable I/O pins
 - Packages
 - 24-pin QFN
 - 20-pin SOIC
 - 20-ball WLCSP
 - 14-pin SOIC
 - Operating Voltage
 - 1.62V 3.63V

1. Configuration Summary

Table 1-1. Configuration Summary

| | SAM D10D – 24-pin QFN | SAM D10D – 20-pin SOIC / WLCSP | SAM D10C – 14-pin SOIC |
|--|-----------------------|-----------------------------------|------------------------|
| Pins | 24 | 20 | 14 |
| General Purpose I/O-pins (GPIOs) | 22 | 18 | 12 |
| Flash | 16/8KB | 16/8KB | 16/8KB |
| SRAM | 4KB | 4KB | 4KB |
| Timer Counter (TC) | 2 | 2 | 2 ⁽³⁾ |
| Waveform output channels for TC | 2 | 2 | 2 |
| Timer Counter for Control (TCC) | 1 | 1 | 1 |
| Waveform output channels per TCC | 8 | 8 | 8 |
| DMA channels | 6 | 6 | 6 |
| Serial Communication Interface (SERCOM) | 3 | 3 | 2 |
| Analog-to-Digital Converter (ADC) channels | 10 | 8 | 5 |
| Analog Comparators (AC) | 2 | 2 | 2 |
| Digital-to-Analog Converter (DAC) channels | 1 | 1 | 1 |
| Real-Time Counter (RTC) | Yes | Yes | Yes |
| RTC alarms | 1 | 1 | 1 |



Table 1-1. Configuration Summary (Continued)

| | SAM D10D – 24-pin QFN | SAM D10D – 20-pin SOIC / WLCSP | SAM D10C – 14-pin SOIC |
|---|--|--------------------------------------|--------------------------------------|
| RTC compare values | 1 32-bit value or 2 16-bit values | 1 32-bit value or 2 16-bit values | 1 32-bit value or 2 16-bit values |
| External Interrupt lines | 8 | 8 | 8 |
| Peripheral Touch Controller (PTC) channels (X- x Y-lines) for mutual capacitance ⁽¹⁾ | 72 (9x8) | 42 (7x6) | 12 (4x3) |
| Peripheral Touch Controller (PTC) channels for self capacitance (Y- lines only) ⁽²⁾ | 16 | 13 | 7 |
| Maximum CPU frequency | 48MHz | 48MHz | 48MHz |
| Packages | QFN | SOIC / WLCSP | SOIC |
| Oscillators | 32.768kHz crystal oscillator (XOSC32K) 0.4-32MHz crystal oscillator (XOSC) 32.768kHzinternal oscillator (OSC32K) 32kHz ultra-low-power internal oscillator (OSCULP32K) 8MHz high-accuracy internal oscillator (OSC8M) 48MHz Digital Frequency Locked Loop (DFLL48M) 96MHz Fractional Digital Phased Locked Loop (FDPLL96M) | | |
| Event System channels | 6 | 6 | 6 |
| SW Debug Interface | Yes | Yes | Yes |
| Watchdog Timer (WDT) | Yes | Yes | Yes |


1. The number of X- and Y-lines depends on the configuration of the device, as some I/O lines can be configured as either X-lines or Y-lines. The number in the "Configuration Summary" on page 3 is the maximum number of channels that can be obtained.

2. The number of Y-lines depends on the configuration of the device, as some I/O lines can be configured as either X-lines or Y-lines. The number given here is the maximum number of Y-lines that can be obtained.

3. The signals for TC2 are not routed out on the 14-pin package.

Notes:

2. Ordering Information



2.1 SAM D10C – 14-pin SOIC

| Ordering Code | FLASH (bytes) | SRAM (bytes) | Package | Carrier Type |
|-------------------|---------------|--------------|---------|--------------|
| ATSAMD10C13A-SSUT | 8K | 4K | SOIC14 | Tape & Reel |
| ATSAMD10C13A-SSNT | 8K | 4K | SOIC14 | Tape & Reel |
| ATSAMD10C14A-SSUT | 16K | 4K | SOIC14 | Tape & Reel |
| ATSAMD10C14A-SSNT | 16K | 4K | SOIC14 | Tape & Reel |

2.2 SAM D10D – 20-pin SOIC

| Ordering Code | FLASH (bytes) | SRAM (bytes) | Package | Carrier Type |
|-------------------|---------------|--------------|---------|--------------|
| ATSAMD10D13A-SSUT | 8K | 4K | SOIC20 | Tape & Reel |
| ATSAMD10D13A-SSNT | 8K | 4K | SOIC20 | Tape & Reel |
| ATSAMD10D14A-SSUT | 16K | 4K | SOIC20 | Tape & Reel |
| ATSAMD10D14A-SSNT | 16K | 4K | SOIC20 | Tape & Reel |

2.3 SAM D10D – 20-ball WLCSP

| Ordering Code | FLASH (bytes) | SRAM (bytes) | Package | Carrier Type |
|------------------|---------------|--------------|---------|--------------|
| ATSAMD10D14A-UUT | 16K | 4K | WLCSP20 | Tape & Reel |

2.4 SAM D10D – 24-pin QFN

| Ordering Code | FLASH (bytes) | SRAM (bytes) | Package | Carrier Type |
|------------------|---------------|--------------|---------|--------------|
| ATSAMD10D13A-MUT | 8K | 4K | QFN24 | Tape & Reel |
| ATSAMD10D13A-MNT | 8K | 4K | QFN24 | Tape & Reel |
| ATSAMD10D14A-MUT | 16K | 4K | QFN24 | Tape & Reel |
| ATSAMD10D14A-MNT | 16K | 4K | QFN24 | Tape & Reel |

2.5 Device Identification

The DSU - Device Service Unit peripheral provides the Device Selection bits in the Device Identification register (DID.DEVSEL) in order to identify the device by software. The device variants have a reset value of DID=0x1001drxx, with the LSB identifying the die number ('d'), the die revision ('r') and the device selection ('xx').


Table 2-1. Device Identification Values

| Device Variant | DID.DEVSEL | Device ID (DID) |
|----------------|------------|-----------------|
| SAMD10D14AM | 0x00 | 0x10020r00 |
| SAMD10D13AM | 0x01 | 0x10020r01 |
| Reserved | 0x02 | |
| SAMD10D14ASS | 0x03 | 0x10020r03 |
| SAMD10D13ASS | 0x04 | 0x10020r04 |
| Reserved | 0x05 | |
| SAMD10C14A | 0x06 | 0x10020r06 |
| SAMD10C13A | 0x07 | 0x10020r07 |
| Reserved | 0x08 | |
| SAMD10D14AU | 0x09 | 0x10020r09 |

Note: The device variant (last letter of the ordering number) is independent of the die revision (DSU.DID.REVISION): The device variant denotes functional differences, whereas the die revision marks evolution of the die. The device variant denotes functional differences, whereas the die revision marks evolution of the die.



3. Block Diagram




Notes: 1. Some products have different number of SERCOM instances, PTC signals and ADC signals.

2. The number of PTC X- and Y-lines depend on the configuration of the device, as some I/O lines can be configured as either X-lines or Y-lines.




4. Pinout

4.1 SAM D10C 14-pin SOIC




4.2 SAM D10D 20-pin SOIC






4.3 SAM D10D 20-ball WLCSP



- GROUND
- INPUT SUPPLY
- REGULATED OUTPUT SUPPLY
- RESET PIN


4.4 SAM D10D 24-pin QFN





5. Product Mapping






AHB-APB Bridge A

| 0 | |
|------------|----------|
| 0x40000000 | PAC0 |
| 0x40000400 | РМ |
| 0x40000800 | SYSCTRL |
| 0x40000C00 | GCLK |
| 0x40001000 | |
| 0x40001400 | WDT |
| | RTC |
| 0x40001800 | EIC |
| 0x40001C00 | Reserved |
| 0x40FFFFFF | Reserved |

AHB-APB Bridge B



AHB-APB Bridge (

| 0x42000000 | |
|------------|----------|
| 0x42000000 | PAC2 |
| 0x42000400 | EVSYS |
| 0x42000800 | SERCOM0 |
| 0x42000C00 | SERCOM1 |
| | SERCOMI |
| 0x42001000 | SERCOM2 |
| 0x42001400 | TCC0 |
| 0x42001800 | |
| | TC1 |
| 0x42001C00 | TC2 |
| 0x42002000 | |
| | ADC |
| 0x42002400 | AC |
| 0x42002800 | |
| | DAC |
| 0x42002C00 | PTC |
| 0x42003000 | |
| 0x40FFFFFF | Reserved |



6. Processor And Architecture

6.1 Cortex M0+ Processor

The Atmel SAM D10 implements the ARM[®] Cortex[™]-M0+ processor, which is based on the ARMv6 Architecture and Thumb[®]-2 ISA. The Cortex M0+ is 100% instruction set compatible with its predecessor, the Cortex-M0 processor, and upward compatible to Cortex-M3 and M4 processors.

For more information refer to www.arm.com.

6.1.1 Cortex M0+ Configuration

| Features | Configuration option | Atmel SAM D10 configuration |
|----------------------------------|------------------------------|-----------------------------|
| Interrupts | External interrupts 0-32 | 32 |
| Data endianness | Little-endian or big-endian | Little-endian |
| SysTick timer | Present or absent | Present |
| Number of watchpoint comparators | 0, 1, 2 | 2 |
| Number of breakpoint comparators | 0, 1, 2, 3, 4 | 4 |
| Halting debug support | Present or absent | Present |
| Multiplier | Fast or small | Fast (single cycle) |
| Single-cycle I/O port | Present or absent | Present |
| Wake-up interrupt controller | Supported or not supported | Not supported |
| Vector Table Offset Register | Present or absent | Present |
| Unprivileged/Privileged support | Present or absent | Absent ⁽¹⁾ |
| Memory Protection Unit | Not present or 8-region | Not present |
| Reset all registers | Present or absent | Absent |
| Instruction fetch width | 16-bit only or mostly 32-bit | 32-bit |

Note: 1. All software run in privileged mode only

The ARM Cortex-M0+ core has two bus interfaces:

- Single 32-bit AMBA[®]-3 AHB-Lite[™] system interface that provides connections to peripherals and all system memory, including flash and RAM
- Single 32-bit I/O port bus interfacing to the PORT with one-cycle loads and stores

7. Packaging Information

7.1 Thermal Considerations

7.1.1 Thermal Resistance Data

Table 6-1 on page 13 summarizes the thermal resistance data depending on the package.

Table 7-1. Thermal Resistance Data

| Package Type | θ _{JA} | θ _{JC} | Units |
|---------------|-----------------|-----------------|-------|
| 24-pin QFN | 61.7 | 25.4 | °C/W |
| 20-pin SOIC | 44.0 | 21.0 | °C/W |
| 20-ball WLCSP | 37.4 | 6.6 | °C/W |
| 14-pin SOIC | 58.5 | 26.3 | °C/W |

7.1.2 Junction Temperature

The average chip-junction temperature, T_J , in °C can be obtained from the following:

Equation 1 $T_J = T_A + (P_D \times \theta_{JA})$

$$\begin{split} &Equation \; 2 \\ &T_J \;=\; T_A + (P_D \times (\theta_{HEATSINK} + \theta_{JC})) \end{split}$$


where:

- θ_{JA} = package thermal resistance, Junction-to-ambient (°C/W), provided in Table 6-1 on page 13.
- θ_{JC} = package thermal resistance, Junction-to-case thermal resistance (°C/W), provided in Table 6-1 on page 13.
- θ_{HEATSINK} = cooling device thermal resistance (°C/W), provided in the device datasheet.
- P_D = device power consumption (W).
- T_A = ambient temperature (°C).

From the *Equation 1*, the user can derive the estimated lifetime of the chip and decide if a cooling device is necessary or not. If a cooling device is to be fitted on the chip, the second equation should be used to compute the resulting average chip-junction temperature T_J in °C.


7.2 Package Drawings

7.2.1 24-pin QFN





| 44 | mg |
|----|----|
| | |




| Moisture Sensitivity Level | MSL3 |
|----------------------------|------|
| | |

Table 7-4. Package Reference

| JEDEC Drawing Reference | MO-220 |
|-------------------------|--------|
| JESD97 Classification | E3 |



7.2.2 20-pin SOIC





| 530 | mg |
|-----|----|
| | |

Table 7-6. Package Characteristics


| Moisture Sensitivity Level | MSL3 |
|----------------------------|------|
|----------------------------|------|

Table 7-7. Package Reference

| JEDEC Drawing Reference | MS-013 |
|-------------------------|--------|
| JESD97 Classification | E3 |



7.2.3 20-ball WLCSP



Notes: 1. Dimension "b" is measured at the maximum ball diameter in a plane to the seating plane.

Table 7-8. Device and Package Maximum Weight

| 7 mg |
|------|
|------|


Table 7-9. Package Characteristics

| Moisture Sensitivity Level | MSL3 |
|----------------------------|------|
|----------------------------|------|

Table 7-10. Package Reference

| JEDEC Drawing Reference | MS-220 |
|-------------------------|--------|
| JESD97 Classification | E8 |







| 230 | mg |
|-----|----|
| | |



| Moisture Sensitivity Level | MSL3 |
|----------------------------|------|
| | |

 Table 7-13.
 Package Reference

| JEDEC Drawing Reference | MS-012 |
|-------------------------|--------|
| JESD97 Classification | E3 |



7.3 Soldering Profile

The following table gives the recommended soldering profile from J-STD-20.

| Profile Feature | Green Package |
|--|---------------|
| Average Ramp-up Rate (217°C to peak) | 3°C/s max |
| Preheat Temperature 175°C +/-25°C | 150-200°C |
| Time Maintained Above 217°C | 60-150s |
| Time within 5°C of Actual Peak Temperature | 30s |
| Peak Temperature Range | 260°C |
| Ramp-down Rate | 6°C/s max |
| Time 25°C to Peak Temperature | 8 minutes max |

A maximum of three reflow passes is allowed per component.



Table of Contents

| Descript | tion1 | |
|---|--|--|
| Features | | |
| 1. Con | figuration Summary3 | |
| Orde 2.1 2.2 2.3 2.4 2.5 | ering Information .5 SAM D10C – 14-pin SOIC .5 SAM D10D – 20-pin SOIC .5 SAM D10D – 20-ball WLCSP .6 SAM D10D – 24-pin QFN .6 Device Identification .6 | |
| 3. Bloc | k Diagram | |
| 4. Pinc 4.1 4.2 4.3 4.4 | but .8 SAM D10C 14-pin SOIC 8 SAM D10D 20-pin SOIC 8 SAM D10D 20-ball WLCSP 9 SAM D10D 24-pin QFN 10 | |
| 5. Proc | duct Mapping | |
| 6. Proc 6.1 | cessor And Architecture 12 Cortex M0+ Processor 12 | |
| 7.1 7.2 7.3 | kaging Information13Thermal Considerations13Package Drawings14Soldering Profile18f Contents19 | |



Т

Atmel Enabling Unlimited Possibilities[®]

 Atmel Corporation
 1600 Technology Drive, San Jose, CA 95110 USA
 T: (+1)(408) 441.0311
 F: (+1)(408) 436.4200

www.atmel.com

© 2016 Atmel Corporation. / Rev.: Atmel-42242HS-SAM-D10-Summary_09/2016.

Atmel[®], Atmel logo and combinations thereof, Enabling Unlimited Possibilities[®], and others are registered trademarks or trademarks of Atmel Corporation in U.S. and other countries. ARM[®], ARM Connected[®] logo, and others are the registered trademarks or trademarks of ARM Ltd. Other terms and product names may be trademarks of others.

DISCLAIMER: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN THE ATMEL TERMS AND CONDITIONS OF SALES LOCATED ON THE ATMEL WEBSITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS AND PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and products descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.

SAFETY-CRITICAL, MILITARY, AND AUTOMOTIVE APPLICATIONS DISCLAIMER: Atmel products are not designed for and will not be used in connection with any applications where the failure of such products would reasonably be expected to result in significant personal injury or death ("Safety-Critical Applications") without an Atmel officer's specific written consent. Safety-Critical Applications include, without limitation, life support devices and systems, equipment or systems for the operation of nuclear facilities and weapons systems. Atmel products are not designed nor intended for use in military or aerospace applications or environments unless specifically designated by Atmel as military-grade. Atmel products are not designed nor intended for use in automotive applications unless specifically designated by Atmel as automotive-grade.