



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Details	
Product Status	Active
Core Processor	ARM® Cortex®-M0
Core Size	32-Bit Single-Core
Speed	50MHz
Connectivity	I <sup>2</sup> C, Microwire, SmartCard, SPI, SSP, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number of I/O	54
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	10K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/lpc11e37hfbd64-4ql

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

### 32-bit ARM Cortex-M0 microcontroller

- ◆ Power-On Reset (POR).
- Brownout detect with four separate thresholds for interrupt and forced reset.
- Unique device serial number for identification.
- Single 3.3 V power supply (1.8 V to 3.6 V).
- Temperature range –40 °C to +85 °C.
- Available as LQFP64, LQFP48, and HVQFN33 packages.

## 3. Applications

- Consumer peripherals
- Medical

- Handheld scanners
- Industrial control

## 4. Ordering information


#### Table 1.Ordering information

Type number	Package								
	Name	Description	Version						
LPC11E35FHI33/501	HVQFN33	plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body $5 \times 5 \times 0.85$ mm	n/a						
LPC11E36FBD64/501	LQFP64	plastic low profile quad flat package; 64 leads; body $10 \times 10 \times 1.4$ mm	SOT314-2						
LPC11E36FHN33/501	HVQFN33	plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body 7 $\times$ 7 $\times$ 0.85 mm	n/a						
LPC11E37FBD48/501	LQFP48	plastic low profile quad flat package; 48 leads; body $7 \times 7 \times 1.4$ mm	SOT313-2						
LPC11E37FBD64/501	LQFP64	plastic low profile quad flat package; 64 leads; body $10 \times 10 \times 1.4$ mm	SOT314-2						
LPC11E37HFBD64/401	LQFP64	plastic low profile quad flat package; 64 leads; body $10 \times 10 \times 1.4$ mm	SOT314-2						


#### 32-bit ARM Cortex-M0 microcontroller

## 6. Pinning information

## 6.1 Pinning



### 32-bit ARM Cortex-M0 microcontroller



## 32-bit ARM Cortex-M0 microcontroller

### Table 3.Pin description

Symbol	Pin HVQFN33 (5x5)	Pin HVQFN33 (7x7)	Pin LQFP48	Pin LQFP64		Reset state [1]	Туре	Description	
	Pir (5)				[2]				
PIO1_23/CT16B1_MAT1/ SSEL1	-	13	18	24	[3]	I; PU	I/O	<b>PIO1_23</b> — General purpose digital input/output pin.	
						-	0	CT16B1_MAT1 — Match output 1 for 16-bit timer 1.	
						-	I/O	SSEL1 — Slave select for SSP1.	
PIO1_24/CT32B0_MAT0	-	14	21	27	<u>[3]</u>	I; PU	I/O	<b>PIO1_24</b> — General purpose digital input/output pin.	
						-	0	CT32B0_MAT0 — Match output 0 for 32-bit timer 0.	
PIO1_25/CT32B0_MAT1	-	-	1	2	<u>[3]</u>	I; PU	I/O	<b>PIO1_25</b> — General purpose digital input/output pin.	
						-	0	CT32B0_MAT1 — Match output 1 for 32-bit timer 0.	
PIO1_26/CT32B0_MAT2/ RXD/IOH_19	-	-	11	14	[3]	I; PU	I/O	<b>PIO1_26</b> — General purpose digital input/output pin.	
						-	0	CT32B0_MAT2 — Match output 2 for 32-bit timer 0.	
						-	I	<b>RXD</b> — Receiver input for USART.	
						-	I/O	<b>IOH_19</b> — I/O Handler input/output 18. (LPC11E37HFBD64/401 only.)	
PIO1_27/CT32B0_MAT3/ TXD/IOH_20	-	-	12	15	15	[3]	I; PU	I/O	<b>PIO1_27</b> — General purpose digital input/output pin.
						-	0	CT32B0_MAT3 — Match output 3 for 32-bit timer 0.	
						-	0	<b>TXD</b> — Transmitter output for USART.	
						-	I/O	<b>IOH_20</b> — I/O Handler input/output 20. (LPC11E37HFBD64/401 only.)	
PIO1_28/CT32B0_CAP0/ SCLK	-	-	24	31	<u>[3]</u>	I; PU	I/O	<b>PIO1_28</b> — General purpose digital input/output pin.	
						-	1	CT32B0_CAP0 — Capture input 0 for 32-bit timer 0.	
						-	I/O	<b>SCLK</b> — Serial clock input/output for USART in synchronous mode.	
PIO1_29/SCK0/ CT32B0_CAP1	-	-	31	41	<u>[3]</u>	I; PU	I/O	<b>PIO1_29</b> — General purpose digital input/output pin.	
						-	I/O	SCK0 — Serial clock for SSP0.	
						-	1	<b>CT32B0_CAP1</b> — Capture input 1 for 32-bit timer 0.	
PIO1_31	-	-	25	-	<u>[3]</u>	I; PU	I/O	<b>PIO1_31</b> — General purpose digital input/output pin.	
n.c.	-	-	19	25		-	-	Not connected.	
n.c.	-	-	20	26		-	-	Not connected.	

#### 7.17.1.3 Watchdog oscillator

The watchdog oscillator can be used as a clock source that directly drives the CPU, the watchdog timer, or the CLKOUT pin. The watchdog oscillator nominal frequency is programmable between 9.4 kHz and 2.3 MHz. The frequency spread over processing and temperature is  $\pm 40$  % (see also Table 13).

## 7.17.2 System PLL

The PLL accepts an input clock frequency in the range of 10 MHz to 25 MHz. The input frequency is multiplied up to a high frequency with a Current Controlled Oscillator (CCO). The multiplier can be an integer value from 1 to 32. The CCO operates in the range of 156 MHz to 320 MHz. To support this frequency range, an additional divider keeps the CCO within its frequency range while the PLL is providing the desired output frequency. The output divider can be set to divide by 2, 4, 8, or 16 to produce the output clock. The PLL output frequency must be lower than 100 MHz. Since the minimum output divider value is 2, it is insured that the PLL output has a 50 % duty cycle. The PLL is turned off and bypassed following a chip reset. Software can enable the PLL later. The program must configure and activate the PLL, wait for the PLL to lock, and then connect to the PLL as a clock source. The PLL settling time is 100  $\mu$ s.

## 7.17.3 Clock output

The LPC11E3x feature a clock output function that routes the IRC oscillator, the system oscillator, the watchdog oscillator, or the main clock to an output pin.

### 7.17.4 Wake-up process

The LPC11E3x begin operation by using the 12 MHz IRC oscillator as the clock source at power-up and when awakened from Deep power-down mode. This mechanism allows chip operation to resume quickly. If the application uses the main oscillator or the PLL, software must enable these components and wait for them to stabilize. Only then can the system use the PLL and main oscillator as a clock source.

### 7.17.5 Power control

The LPC11E3x support various power control features. There are four special modes of processor power reduction: Sleep mode, Deep-sleep mode, Power-down mode, and Deep power-down mode. The CPU clock rate can also be controlled as needed by changing clock sources, reconfiguring PLL values, and/or altering the CPU clock divider value. This power control mechanism allows a trade-off of power versus processing speed based on application requirements. In addition, a register is provided for shutting down the clocks to individual on-chip peripherals. This register allows fine-tuning of power consumption by eliminating all dynamic power use in any peripherals that are not required for the application. Selected peripherals have their own clock divider which provides even better power control.

#### 7.17.5.1 Power profiles

The power consumption in Active and Sleep modes can be optimized for the application through simple calls to the power profile. The power configuration routine configures the LPC11E3x for one of the following power modes:

- Default mode corresponding to power configuration after reset.
- CPU performance mode corresponding to optimized processing capability.

### 7.17.6 System control

#### 7.17.6.1 Reset

Reset has four sources on the LPC11E3x: the RESET pin, the Watchdog reset, power-on reset (POR), and the BrownOut Detection (BOD) circuit. The RESET pin is a Schmitt trigger input pin. Assertion of chip reset by any source, once the operating voltage attains a usable level, starts the IRC and initializes the flash controller.

A LOW-going pulse as short as 50 ns resets the part.

When the internal Reset is removed, the processor begins executing at address 0, which is initially the Reset vector mapped from the boot block. At that point, all of the processor and peripheral registers have been initialized to predetermined values.

In Deep power-down mode, an external pull-up resistor is required on the RESET pin.

#### 7.17.6.2 Brownout detection

The LPC11E3x includes four levels for monitoring the voltage on the V<sub>DD</sub> pin. If this voltage falls below one of the four selected levels, the BOD asserts an interrupt signal to the NVIC. This signal can be enabled for interrupt in the Interrupt Enable Register in the NVIC to cause a CPU interrupt. Alternatively, software can monitor the signal by reading a dedicated status register. Four additional threshold levels can be selected to cause a forced reset of the chip.

### 7.17.6.3 Code security (Code Read Protection - CRP)

CRP provides different levels of security in the system so that access to the on-chip flash and use of the Serial Wire Debugger (SWD) and In-System Programming (ISP) can be restricted. Programming a specific pattern into a dedicated flash location invokes CRP. IAP commands are not affected by the CRP.

In addition, ISP entry via the PIO0\_1 pin can be disabled without enabling CRP. For details, see the *LPC11Exx user manual*.

There are three levels of Code Read Protection:

- 1. CRP1 disables access to the chip via the SWD and allows partial flash update (excluding flash sector 0) using a limited set of the ISP commands. This mode is useful when CRP is required and flash field updates are needed but all sectors cannot be erased.
- CRP2 disables access to the chip via the SWD and only allows full flash erase and update using a reduced set of the ISP commands.
- 3. Running an application with level CRP3 selected, fully disables any access to the chip via the SWD pins and the ISP. This mode effectively disables ISP override using PIO0\_1 pin as well. If necessary, the application must provide a flash update mechanism using IAP calls or using a call to the reinvoke ISP command to enable flash update via the USART.

## 9. Static characteristics

#### Table 5.Static characteristics

 $T_{amb} = -40 \ ^{\circ}C$  to +85  $^{\circ}C$ , unless otherwise specified.

Symbol	Parameter	Conditions		Min	Typ[1]	Max	Unit
V <sub>DD</sub>	supply voltage (core and external rail)			1.8	3.3	3.6	V
I <sub>DD</sub> s	supply current	Active mode; $V_{DD} = 3.3 V$ ; T <sub>amb</sub> = 25 °C; code					
		while(1){}					
		executed from flash;					
		system clock = 12 MHz	[2][3][4] [5][6]	-	2	-	mA
		system clock = 50 MHz	<u>[3][4][5]</u> [6]	-	7	-	mA
		Sleep mode; V <sub>DD</sub> = 3.3 V; T <sub>amb</sub> = 25 °C; system clock = 12 MHz	[2][3][4] [5][6]	-	1	-	mA
		Deep-sleep mode; $V_{DD} = 3.3 \text{ V};$ $T_{amb} = 25 \text{ °C}$	[3]	-	300	-	μA
		Power-down mode; $V_{DD} = 3.3 V$ ; T <sub>amb</sub> = 25 °C		-	2	-	μA
		Deep power-down mode; V <sub>DD</sub> = 3.3 V; T <sub>amb</sub> = 25 °C	<u>[8]</u>	-	220	-	nA
Standard	d port pins, RESET						
IIL	LOW-level input current	V <sub>I</sub> = 0 V; on-chip pull-up resistor disabled		-	0.5	10	nA
I <sub>IH</sub>	HIGH-level input current	$V_{I} = V_{DD}$ ; on-chip pull-down resistor disabled		-	0.5	10	nA
l <sub>oz</sub>	OFF-state output current	$V_O = 0 V$ ; $V_O = V_{DD}$ ; on-chip pull-up/down resistors disabled		-	0.5	10	nA
VI	input voltage	pin configured to provide a digital function; $V_{DD} \ge 1.8 \text{ V}$	<u>[9]</u> [10]	0	-	5.0	V
		V <sub>DD</sub> = 0 V		0	-	3.6	V
Vo	output voltage	output active		0	-	V <sub>DD</sub>	V
VIH	HIGH-level input voltage			0.7V <sub>DD</sub>	-	-	V
V <sub>IL</sub>	LOW-level input voltage			-	-	$0.3V_{DD}$	V
V <sub>hys</sub>	hysteresis voltage			-	0.4	-	V
V <sub>OH</sub>	HIGH-level output	2.0 V $\leq$ V_{DD} $\leq$ 3.6 V; I_{OH} = –4 mA		$V_{DD}-0.4$	-	-	V
	voltage	1.8 V $\leq$ V_{DD} < 2.0 V; I_{OH} = –3 mA		$V_{DD}-0.4$	-	-	V
V <sub>OL</sub>	LOW-level output	2.0 V $\leq$ V_{DD} $\leq$ 3.6 V; I_{OL} = 4 mA		-	-	0.4	V
	voltage	1.8 V $\leq$ V_{DD} < 2.0 V; I_{OL} = 3 mA		-	-	0.4	V
I <sub>OH</sub>	HIGH-level output current	$\begin{split} V_{OH} &= V_{DD} - 0.4 \text{ V}; \\ 2.0 \text{ V} \leq V_{DD} \leq 3.6 \text{ V} \end{split}$		-4	-	-	mA
		$1.8 \text{ V} \le \text{V}_{\text{DD}} < 2.0 \text{ V}$		-3	-	-	mA

#### 32-bit ARM Cortex-M0 microcontroller

Symbol	Parameter	Conditions		Min	Typ <u>[1]</u>	Max	Unit
I <sub>pu</sub>	pull-up current	$V_1 = 0 V$		-15	-50	-85	μA
		$2.0~V \leq V_{DD} \leq 3.6~V$					
		$1.8 \text{ V} \le \text{V}_{\text{DD}} < 2.0 \text{ V}$		-10	-50	-85	μA
		$V_{DD} < V_{I} < 5 V$		0	0	0	μΑ
l <sup>2</sup> C-bus	pins (PIO0_4 and PIO0_5	5)			<u>u</u>		
V <sub>IH</sub>	HIGH-level input voltage			$0.7V_{DD}$	-	-	V
VIL	LOW-level input voltage			-	-	$0.3V_{DD}$	V
V <sub>hys</sub>	hysteresis voltage			-	$0.05V_{DD}$	-	V
I <sub>OL</sub>	LOW-level output current	$V_{OL} = 0.4$ V; I <sup>2</sup> C-bus pins configured as standard mode pins		3.5	-	-	mA
		$2.0~V \leq V_{DD} \leq 3.6~V$					
		$1.8 \text{ V} \le \text{V}_{\text{DD}} < 2.0 \text{ V}$		3	-	-	
	LOW-level output current	$V_{OL} = 0.4 \text{ V}$ ; l <sup>2</sup> C-bus pins configured as Fast-mode Plus pins		20	-	-	mA
		$2.0~V \leq V_{DD} \leq 3.6~V$					
		$1.8 \text{ V} \le \text{V}_{\text{DD}} < 2.0 \text{ V}$		16	-	-	
ILI	input leakage current	$V_{I} = V_{DD}$	[12]	-	2	4	μΑ
		V <sub>1</sub> = 5 V		-	10	22	μΑ
Oscillato	or pins				<u>u</u>		
V <sub>i(xtal)</sub>	crystal input voltage			-0.5	1.8	1.95	V
V <sub>o(xtal)</sub>	crystal output voltage			-0.5	1.8	1.95	V
Pin capa	icitance	· · · · · · · · · · · · · · · · · · ·		I			
C <sub>io</sub>	input/output	pins configured for analog function		-	-	7.1	pF
	capacitance	I <sup>2</sup> C-bus pins (PIO0_4 and PIO0_5)		-	-	2.5	pF
		pins configured as GPIO		-	-	0 0.3V <sub>DD</sub> 0 - - - - - 4 22 - 4 22 - 1.95 1.95	pF

### Table 5. Static characteristics ...continued

 $T_{amb} = -40 \ ^{\circ}C$  to +85  $^{\circ}C$ , unless otherwise specified.

[1] Typical ratings are not guaranteed. The values listed are at room temperature (25 °C), nominal supply voltages.

[2] IRC enabled; system oscillator disabled; system PLL disabled.

[3] I<sub>DD</sub> measurements were performed with all pins configured as GPIO outputs driven LOW and pull-up resistors disabled.

[4] BOD disabled.

[5] All peripherals disabled in the AHBCLKCTRL register. Peripheral clocks to USART, SSP0/1 disabled in the SYSCON block.

[6] Low-current mode PWR\_LOW\_CURRENT selected when running the set\_power routine in the power profiles.

[7] IRC disabled; system oscillator enabled; system PLL enabled.

[8] WAKEUP pin pulled HIGH externally. An external pull-up resistor is required on the RESET pin for the Deep power-down mode.

[9] Including voltage on outputs in 3-state mode.

[10] 3-state outputs go into 3-state mode in Deep power-down mode.

[11] Allowed as long as the current limit does not exceed the maximum current allowed by the device.

[12] To V<sub>SS</sub>.

#### 32-bit ARM Cortex-M0 microcontroller

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
V <sub>IA</sub>	analog input voltage			0	-	V <sub>DD</sub>	V
C <sub>ia</sub>	analog input capacitance			-	-	1	pF
E <sub>D</sub>	differential linearity error		[1][2]	-	-	±1	LSB
E <sub>L(adj)</sub>	integral non-linearity		[3]	-	-	±1.5	LSB
Eo	offset error		[4]	-	-	±3.5	LSB
E <sub>G</sub>	gain error		[5]	-	-	0.6	%
E <sub>T</sub>	absolute error		[6]	-	-	±4	LSB
R <sub>vsi</sub>	voltage source interface resistance			-	-	40	kΩ
R <sub>i</sub>	input resistance		[7][8]	-	-	2.5	MΩ

## Table 6. ADC static characteristics

 $T_{amb} = -40$  °C to +85 °C unless otherwise specified; ADC frequency 4.5 MHz,  $V_{DD} = 2.5$  V to 3.6 V.

[1] The ADC is monotonic, there are no missing codes.

[2] The differential linearity error (E<sub>D</sub>) is the difference between the actual step width and the ideal step width. See Figure 8.

[3] The integral non-linearity (E<sub>L(adj)</sub>) is the peak difference between the center of the steps of the actual and the ideal transfer curve after appropriate adjustment of gain and offset errors. See <u>Figure 8</u>.

[4] The offset error (E<sub>O</sub>) is the absolute difference between the straight line which fits the actual curve and the straight line which fits the ideal curve. See Figure 8.

[5] The gain error (E<sub>G</sub>) is the relative difference in percent between the straight line fitting the actual transfer curve after removing offset error, and the straight line which fits the ideal transfer curve. See <u>Figure 8</u>.

[6] The absolute error ( $E_T$ ) is the maximum difference between the center of the steps of the actual transfer curve of the non-calibrated ADC and the ideal transfer curve. See Figure 8.

[7]  $T_{amb} = 25 \text{ °C}$ ; maximum sampling frequency  $f_s = 400 \text{ kSamples/s}$  and analog input capacitance  $C_{ia} = 1 \text{ pF}$ .

[8] Input resistance  $R_i$  depends on the sampling frequency fs:  $R_i = 1 / (f_s \times C_{ia})$ .

### 32-bit ARM Cortex-M0 microcontroller

## 9.1 BOD static characteristics

## Table 7. BOD static characteristics<sup>[1]</sup>

 $T_{amb} = 25$  °C.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>th</sub>	threshold voltage	interrupt level 1				
		assertion	-	2.22	-	V
		de-assertion	-	2.35	-	V
		interrupt level 2				
		assertion	-	2.52	-	V
		de-assertion	-	2.66	-	V
		interrupt level 3				
		assertion	-	2.80	-	V
		de-assertion	-	2.90	-	V
		reset level 0				
		assertion	-	1.46	-	V
		de-assertion	-	1.63	-	V
		reset level 1				
		assertion	-	2.06	-	V
		de-assertion	-	2.15	-	V
		reset level 2				
		assertion	-	2.35	-	V
		de-assertion	-	2.43	-	V
		reset level 3				
		assertion	-	2.63	-	V
		de-assertion	-	2.71	-	V


[1] Interrupt levels are selected by writing the level value to the BOD control register BODCTRL, see *the* LPC11Exx user manual.


### 9.2 Power consumption

Power measurements in Active, Sleep, and Deep-sleep modes were performed under the following conditions (see the *LPC11Exx user manual*):

- Configure all pins as GPIO with pull-up resistor disabled in the IOCON block.
- Configure GPIO pins as outputs using the GPIOnDIR registers.
- Write 0 to all GPIOnDATA registers to drive the outputs LOW.

#### 32-bit ARM Cortex-M0 microcontroller







## 9.3 Peripheral power consumption

The supply current per peripheral is measured as the difference in supply current between the peripheral block enabled and the peripheral block disabled in the SYSAHBCLKCFG and PDRUNCFG (for analog blocks) registers. All other blocks are disabled in both registers and no code is executed. Measured on a typical sample at  $T_{amb} = 25$  °C. Unless noted otherwise, the system oscillator and PLL are running in both measurements.

The supply currents are shown for system clock frequencies of 12 MHz and 48 MHz.

### 32-bit ARM Cortex-M0 microcontroller






## **11.** Application information

## 11.1 XTAL input

The input voltage to the on-chip oscillators is limited to 1.8 V. If the oscillator is driven by a clock in slave mode, it is recommended that the input be coupled through a capacitor with  $C_i = 100 \text{ pF}$ . To limit the input voltage to the specified range, choose an additional capacitor to ground  $C_g$  which attenuates the input voltage by a factor  $C_i/(C_i + C_g)$ . In slave mode, a minimum of 200 mV (RMS) is needed.



In slave mode, couple the input clock signal with a capacitor of 100 pF (<u>Figure 26</u>), with an amplitude between 200 mV (RMS) and 1000 mV (RMS). This signal corresponds to a square wave signal with a signal swing of between 280 mV and 1.4 V. The XTALOUT pin in this configuration can be left unconnected.

External components and models used in oscillation mode are shown in Figure 27 and in Table 17 and Table 18. Since the feedback resistance is integrated on chip, only a crystal and the capacitances  $C_{X1}$  and  $C_{X2}$  need to be connected externally in case of fundamental mode oscillation (L,  $C_L$  and  $R_S$  represent the fundamental frequency). Capacitance  $C_P$  in Figure 27 represents the parallel package capacitance and must not be larger than 7 pF. Parameters  $F_{OSC}$ ,  $C_L$ ,  $R_S$  and  $C_P$  are supplied by the crystal manufacturer.


#### 32-bit ARM Cortex-M0 microcontroller

- Connect the external components to the ground plain.
- To keep parasitics and the noise coupled in via the PCB as small as possible, keep loops as small as possible.
- Choose smaller values of C<sub>x1</sub> and C<sub>x2</sub> if parasitics of the PCB layout increase.

## 11.3 Standard I/O pad configuration

Figure 28 shows the possible pin modes for standard I/O pins with analog input function:

- Digital output driver.
- Digital input: Pull-up enabled/disabled.
- Digital input: Pull-down enabled/disabled.
- Digital input: Repeater mode enabled/disabled.
- Analog input.



Under nominal operating condition  $V_{DD} = 3.3$  V and with the maximum sampling frequency fs = 400 kHz, the parameters assume the following values:

$$\begin{split} &C_{ia} = 1 \text{ pF (max)} \\ &R_{mux} = 2 \text{ k}\Omega \text{ (max)} \\ &R_{sw} = 1.3 \text{ k}\Omega \text{ (max)} \\ &C_{io} = 7.1 \text{ pF (max)} \end{split}$$

The effective input impedance with these parameters is  $R_{in} = 308 \text{ k}\Omega$ .

## 11.6 ADC usage notes

The following guidelines show how to increase the performance of the ADC in a noisy environment beyond the ADC specifications listed in <u>Table 6</u>:

- The ADC input trace must be short and as close as possible to the LPC11E3x chip.
- Shield The ADC input traces from fast switching digital signals and noisy power supply lines.
- The ADC and the digital core share the same power supply. Therefore, filter the power supply line adequately.
- To improve the ADC performance in a noisy environment, put the device in Sleep mode during the ADC conversion.

### 11.7 I/O Handler software library applications

The following sections provide application examples for the I/O Handler software library. All library examples make use of the I/O Handler hardware to extend the functionality of the part through software library calls. The library is available on http://www.LPCware.com.

### 11.7.1 I/O Handler I<sup>2</sup>S

The I/O Handler software library provides functions to emulate an I<sup>2</sup>S master transmit interface using the I/O Handler hardware block.

The emulated I<sup>2</sup>S interface loops over a 1 kB buffer, transmitting the datawords according to the I<sup>2</sup>S protocol. Interrupts are generated every time when the first 512 bytes have been transmitted and when the last 512 bytes have been transmitted. This allows the ARM core to load the free portion of the buffer with new data, thereby enabling streaming audio.

Two channels with 16-bit per channel are supported. The code size of the software library is 1 kB and code must be executed from the SRAM1 memory area reserved for the I/O Handler code.

### 11.7.2 I/O Handler UART

The I/O Handler UART library emulates one additional full-duplex UART. The emulated UART can be configured for 7 or 8 data bits, no parity and 1 or 2 stop bits. The baud rate is configurable up to 115200 baud. The RXD signal is available on three I/O Handler pins (IOH\_6, IOH\_16, IOH\_20), while TXD and CTS are available on all 21 I/O Handler pins.

The code size of the software library is about 1.2 kB and code must be executed from the SRAM1 memory area reserved for the I/O Handler code.

## 11.7.3 I/O Handler I<sup>2</sup>C

The I/O Handler I<sup>2</sup>C library allows to have an additional I<sup>2</sup>C-bus master. I<sup>2</sup>C read, I<sup>2</sup>C write and combined I<sup>2</sup>C read/write are supported. Data is automatically read from and written to user-defined buffers.


The I/O Handler I<sup>2</sup>C library combined with the on-chip I<sup>2</sup>C module allows to have two distinct I<sup>2</sup>C buses, allowing to separate low-speed from high-speed devices or bridging two I<sup>2</sup>C buses.

### 11.7.4 I/O Handler DMA

The I/O Handler DMA library offers DMA-like functionality. Four types of transfer are supported: memory to memory, memory to peripheral, peripheral to memory and peripheral to peripheral. Supported peripherals are USART, SSP0/1, ADC and GPIO. DMA transfers can be triggered by the source/target peripheral, software, counter/timer module CT16B1, or I/O Handler pin PIO1\_6/IOH\_16.

#### 32-bit ARM Cortex-M0 microcontroller

## 12. Package outline



HVQFN33: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body 7 x 7 x 0.85 mm

Fig 31. Package outline HVQFN33 (7 x 7 x 0.85 mm)

All information provided in this document is subject to legal disclaimers.


LPC11E3X

59 of 71


## **NXP Semiconductors**

# LPC11E3x

#### 32-bit ARM Cortex-M0 microcontroller



### 32-bit ARM Cortex-M0 microcontroller



#### 32-bit ARM Cortex-M0 microcontroller

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b)

## 16. Contact information

whenever customer uses the product for automotive applications beyond NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

## 15.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners. I<sup>2</sup>C-bus — logo is a trademark of NXP B.V.

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com