



Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details		
Product Status	Active	
Core Processor	ARM® Cortex®-M4	
Core Size	32-Bit Single-Core	
Speed	72MHz	
Connectivity	CANbus, I <sup>2</sup> C, IrDA, LINbus, SPI, UART/USART, USB	
Peripherals	DMA, I <sup>2</sup> S, POR, PWM, WDT	
Number of I/O	51	
Program Memory Size	512KB (512K x 8)	
Program Memory Type	FLASH	
EEPROM Size	-	
RAM Size	80K x 8	
Voltage - Supply (Vcc/Vdd)	2V ~ 3.6V	
Data Converters	A/D 22x12b; D/A 2x12b	
Oscillator Type	Internal	
Operating Temperature	-40°C ~ 85°C (TA)	
Mounting Type	Surface Mount	
Package / Case	64-LQFP	
Supplier Device Package	64-LQFP (10x10)	
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm32f303ret6	

### 3.18.6 SysTick timer

This timer is dedicated to real-time operating systems, but could also be used as a standard down counter. It features:

- A 24-bit down counter
- Autoreload capability
- Maskable system interrupt generation when the counter reaches 0.
- Programmable clock source

## 3.19 Real-time clock (RTC) and backup registers

The RTC and the 16 backup registers are supplied through a switch that takes power from either the  $V_{DD}$  supply when present or the  $V_{BAT}$  pin. The backup registers are sixteen 32-bit registers used to store 64 bytes of user application data when  $V_{DD}$  power is not present.

They are not reset by a system or power reset, or when the device wakes up from Standby mode.

The RTC is an independent BCD timer/counter. It supports the following features:

- Calendar with subsecond, seconds, minutes, hours (12 or 24 format), week day, date, month, year, in BCD (binary-coded decimal) format.
- Reference clock detection: a more precise second source clock (50 or 60 Hz) can be used to enhance the calendar precision.
- Automatic correction for 28, 29 (leap year), 30 and 31 days of the month.
- Two programmable alarms with wake up from Stop and Standby mode capability.
- On-the-fly correction from 1 to 32767 RTC clock pulses. This can be used to synchronize it with a master clock.
- Digital calibration circuit with 1 ppm resolution, to compensate for quartz crystal inaccuracy.
- Three anti-tamper detection pins with programmable filter. The MCU can be woken up from Stop and Standby modes on tamper event detection.
- Timestamp feature which can be used to save the calendar content. This function can be triggered by an event on the timestamp pin, or by a tamper event. The MCU can be woken up from Stop and Standby modes on timestamp event detection.
- 17-bit Auto-reload counter for periodic interrupt with wakeup from STOP/STANDBY capability.

The RTC clock sources can be:

- A 32.768 kHz external crystal
- A resonator or oscillator
- The internal low-power RC oscillator (typical frequency of 40 kHz)
- The high-speed external clock divided by 32.

# 3.20 Inter-integrated circuit interface (I<sup>2</sup>C)

Up to three  $I^2C$  bus interfaces can operate in multimaster and slave modes. They can support standard (up to 100 kHz), fast (up to 400 kHz) and fast mode + (up to 1 MHz) modes.






Figure 3. Infrared transmitter

## 3.27 Touch sensing controller (TSC)

The STM32F303xD/E devices provide a simple solution for adding capacitive sensing functionality to any application. These devices offer up to 24 capacitive sensing channels distributed over 8 analog I/O groups.


Capacitive sensing technology is able to detect the presence of a finger near a sensor which is protected from direct touch by a dielectric (glass, plastic, etc.). The capacitive variation introduced by the finger (or any conductive object) is measured using a proven implementation based on a surface charge transfer acquisition principle. It consists of charging the sensor capacitance and then transferring a part of the accumulated charges into a sampling capacitor until the voltage across this capacitor has reached a specific threshold. To limit the CPU bandwidth usage this acquisition is directly managed by the hardware touch sensing controller and only requires few external components to operate.

The touch sensing controller is fully supported by the STMTouch touch sensing firmware library which is free to use and allows touch sensing functionality to be implemented reliably in the end application.

Table 10. Capacitive sensing GPIOs available on STM32F303xD/E devices

Group	Capacitive sensing signal name	Pin name	-
	TSC_G1_IO1	PA0	
1	TSC_G1_IO2	PA1	
ı	TSC_G1_IO3	PA2	
	TSC_G1_IO4	PA3	
	TSC_G2_IO1	PA4	-
2	TSC_G2_IO2	PA5	
2	TSC_G2_IO3	PA6	
	TSC_G2_IO4	PA7	

Group	Capacitive sensing signal name	Pin name
	TSC_G5_IO1	PB3
5	TSC_G5_IO2	PB4
5	TSC_G5_IO3	PB6
	TSC_G5_IO4	PB7
	TSC_G6_IO1	PB11
6	TSC_G6_IO2	PB12
0	TSC_G6_IO3	PB13
	TSC_G6_IO4	PB14



Capacitive sensing Pin Capacitive sensing Pin Group Group signal name signal name name name TSC G3 IO1 PC5 TSC\_G7\_IO1 PE2 TSC G3 IO2 PB0 TSC G7 IO2 PE3 3 7 TSC G3 IO3 PB1 TSC G7 IO3 PE4 TSC G3 IO4 PB2 TSC G7 IO4 PE5 TSC\_G4\_IO1 PA9 TSC\_G8\_IO1 PD12 TSC\_G4\_IO2 **PA10** TSC G8 IO2 PD13 8 4 PD14 TSC\_G4\_IO3 PA13 TSC\_G8\_IO3 TSC\_G4\_IO4 PA14 TSC\_G8\_IO4 PD15

Table 10. Capacitive sensing GPIOs available on STM32F303xD/E devices (continued)

Table 11. Number of capacitive sensing channels available on STM32F303xD/E devices

Angles I/O group	Number of capacitive sensing channels				
Analog I/O group	STM32F303VE/ZE	STM32F303RE			
G1	3	3			
G2	3	3			
G3	3	3			
G4	3	3			
G5	3	3			
G6	3	3			
G7	3	0			
G8	3	0			
Number of capacitive sensing channels	24	18			

## 3.28 Development support

### 3.28.1 Serial wire JTAG debug port (SWJ-DP)

The ARM SWJ-DP Interface is embedded, and is a combined JTAG and serial wire debug port that enables either a serial wire debug or a JTAG probe to be connected to the target.

The JTAG TMS and TCK pins are shared respectively with SWDIO and SWCLK and a specific sequence on the TMS pin is used to switch between JTAG-DP and SW-DP.

### 3.28.2 Embedded Trace Macrocell

The ARM embedded trace macrocell (ETM<sup>™</sup>) provides a greater visibility of the instruction and data flow inside the CPU core by streaming compressed data at a very high rate from the STM32F303xD/E through a small number of ETM<sup>™</sup> pins to an external hardware trace



Table 13. STM32F303xD/E pin definitions (continued)

	Pi	n num	ber						definitions (continued)	
LQFP64	LQFP100	UFBGA100	WLCSP100	LQFP144	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
-	-	-	-	129	PG14	I/O	FT	(1)	EVENTOUT, FMC_A25	-
-	-	-	-	130	VSS	S	-	(1)	-	-
-	-	-	-	131	VDD	S	-	(1)	-	-
-	-	-	-	132	PG15	I/O	FT	(1)	EVENTOUT	-
55	89	A8	A5	133	PB3	I/O	FT	-	JTDO-TRACESWO, TIM2_CH2, TIM4_ETR, TSC_G5_IO1, TIM8_CH1N, SPI1_SCK, SPI3_SCK/I2S3_CK, USART2_TX, TIM3_ETR, EVENTOUT	-
56	90	A7	B5	134	PB4	I/O	FT	-	JTRST, TIM16_CH1, TIM3_CH1, TSC_G5_IO2, TIM8_CH2N, SPI1_MISO, SPI3_MISO/I2S3ext_SD, USART2_RX, TIM17_BKIN, EVENTOUT	-
57	91	C5	A6	135	PB5	I/O	FTf	-	TIM16_BKIN, TIM3_CH2, TIM8_CH3N, I2C1_SMBAI, SPI1_MOSI, SPI3_MOSI/I2S3_SD, USART2_CK, I2C3_SDA, TIM17_CH1, EVENTOUT	-
58	92	B5	В6	136	PB6	I/O	FTf	_	TIM16_CH1N, TIM4_CH1, TSC_G5_IO3, I2C1_SCL, TIM8_CH1, TIM8_ETR, USART1_TX, TIM8_BKIN2, EVENTOUT	-
59	93	B4	C5	137	PB7	I/O	FTf	_	TIM17_CH1N, TIM4_CH2, TSC_G5_IO4, I2C1_SDA, TIM8_BKIN, USART1_RX, TIM3_CH4, FMC_NADV, EVENTOUT	-
60	94	A4	A7	138	воото	I	-	-	-	-



Symbol	Parameter	Conditions	Min <sup>(1)</sup>	Тур	Max <sup>(1)</sup>	Unit
V <sub>PVD6</sub>	PVD threshold 6	Rising edge	2.66	2.78	2.9	
		Falling edge	2.56	2.68	2.8	V
V <sub>PVD7</sub>	PVD threshold 7	Rising edge	2.76	2.88	3	V
		Falling edge	2.66	2.78	2.9	
V <sub>PVDhyst</sub> <sup>(2)</sup>	PVD hysteresis	-	-	100	-	mV
IDD(PVD)	PVD current consumption	-	-	0.15	0.26	μΑ

Table 22. Programmable voltage detector characteristics (continued)

### 6.3.4 Embedded reference voltage

The parameters given in *Table 23* are derived from tests performed under ambient temperature and  $V_{DD}$  supply voltage conditions summarized in *Table 19*.

rabio 20. Emboadoa marmar rotoronos voltago							
Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
V	Internal reference voltage	-40 °C < T <sub>A</sub> < +105 °C	1.16	1.2	1.25	V	
$V_{REFINT}$	Internal reference voltage	-40 °C < T <sub>A</sub> < +85 °C	1.16	1.2	1.24 <sup>(1)</sup>	V	
T <sub>S_vrefint</sub>	ADC sampling time when reading the internal reference voltage	-	2.2	-	-	μs	
V <sub>RERINT</sub>	Internal reference voltage spread over the temperature range	V <sub>DD</sub> = 3 V ±10 mV	-	-	10 <sup>(2)</sup>	mV	
T <sub>Coeff</sub>	Temperature coefficient	-	-	-	100 <sup>(2)</sup>	ppm/°C	

Table 23. Embedded internal reference voltage

Table 24. Internal reference voltage calibration values

Calibration value name	Description	Memory address
V <sub>REFINT_CAL</sub>	Raw data acquired at temperature of 30 °C V <sub>DDA</sub> = 3.3 V	0x1FFF F7BA - 0x1FFF F7BB

### 6.3.5 Supply current characteristics

The current consumption is a function of several parameters and factors such as the operating voltage, ambient temperature, I/O pin loading, device software configuration, operating frequencies, I/O pin switching rate, program location in memory and executed binary code.

The current consumption is measured as described in *Figure 13: Current consumption measurement scheme*.



<sup>1.</sup> Data based on characterization results only, not tested in production.

<sup>2.</sup> Guaranteed by design, not tested in production.

<sup>1.</sup> Data based on characterization results, not tested in production.

<sup>2.</sup> Guaranteed by design, not tested in production.

### On-chip peripheral current consumption

The MCU is placed under the following conditions:

- all I/O pins are in analog input configuration
- all peripherals are disabled unless otherwise mentioned
- the given value is calculated by measuring the current consumption
  - with all peripherals clocked off
  - with only one peripheral clocked on
- ambient operating temperature at 25°C and V<sub>DD</sub> = V<sub>DDA</sub> = 3.3 V.

#### 6.3.7 **External clock source characteristics**

### High-speed external user clock generated from an external source

In bypass mode the HSE oscillator is switched off and the input pin is a standard GPIO. The external clock signal has to respect the I/O characteristics in Section 6.3.15. However, the recommended clock input waveform is shown in Figure 15.

**Symbol Parameter Conditions** Min Тур Max Unit User external clock source 1 8 32 MHz f<sub>HSE\_ext</sub> frequency<sup>(1)</sup> 0.7V<sub>DD</sub> OSC IN input pin high level voltage  $V_{DD} \\$  $V_{HSEH}$ V  $\mathsf{V}_{\mathsf{SS}}$  $V_{HSEL}$ OSC IN input pin low level voltage  $0.3V_{DD}$  $t_{w(HSEH)}$ OSC IN high or low time(1) 15 tw(HSEL) ns t<sub>r(HSE)</sub> OSC IN rise or fall time<sup>(1)</sup> 20 t<sub>f(HSE)</sub>

Table 36. High-speed external user clock characteristics

Guaranteed by design, not tested in production.




Figure 15. High-speed external clock source AC timing diagram

### Low-speed external user clock generated from an external source

In bypass mode the LSE oscillator is switched off and the input pin is a standard GPIO. The external clock signal has to respect the I/O characteristics in Section 6.3.15. However, the recommended clock input waveform is shown in Figure 16.

DocID026415 Rev 5 88/173






Figure 17. Typical application with an 8 MHz crystal

1. R<sub>EXT</sub> value depends on the crystal characteristics.

### Low-speed external clock generated from a crystal/ceramic resonator

The low-speed external (LSE) clock can be supplied with a 32.768 kHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on design simulation results obtained with typical external components specified in *Table 39*. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

Symbol	Parameter	Conditions <sup>(1)</sup>	Min <sup>(2)</sup>	Тур	Max <sup>(2)</sup>	Unit
		LSEDRV[1:0]=00 lower driving capability	-	0.5	0.9	
ı	LSE current consumption	LSEDRV[1:0]=01 medium low driving capability	_	-	1	
I <sub>DD</sub>	LOC current consumption	LSEDRV[1:0]=10 medium high driving capability	_	-	1.3	μA
		LSEDRV[1:0]=11 higher driving capability	-	-	1.6	
9 <sub>m</sub>	Oscillator transconductance	LSEDRV[1:0]=00 lower driving capability	5	-	-	
		LSEDRV[1:0]=01 medium low driving capability	8	-	-	μΑ/\
		LSEDRV[1:0]=10 medium high driving capability	15	-	-	μ-ν ν
		LSEDRV[1:0]=11 higher driving capability	25	-	-	
SU(LSE)	Startup time	V <sub>DD</sub> is stabilized	-	2	-	S

Table 39. LSE oscillator characteristics ( $f_{LSE}$  = 32.768 kHz)

t<sub>SU(LSE)</sub> is the startup time measured from the moment it is enabled (by software) to a stabilized 32.768 kHz oscillation is reached. This value is measured for a standard crystal and it can vary significantly with the crystal manufacturer.



Refer to the note and caution paragraphs below the table, and to the application note AN2867 "Oscillator design guide for ST microcontrollers".

<sup>2.</sup> Guaranteed by design, not tested in production.




Figure 22. Asynchronous multiplexed PSRAM/NOR read timings

Table 50. Asynchronous multiplexed PSRAM/NOR read timings<sup>(1)</sup>

Symbol	Parameter	Min	Max	Unit
t <sub>w(NE)</sub>	FMC_NE low time	3THCLK-0.5	3THCLK+1	
t <sub>v(NOE_NE)</sub>	FMC_NEx low to FMC_NOE low	2THCLK	2THCLK+1	
t <sub>w(NOE)</sub>	FMC_NOE low time	THCLK-2	THCLK+2	
t <sub>h(NE_NOE)</sub>	FMC_NOE high to FMC_NE high hold time	0	-	
t <sub>v(A_NE)</sub>	FMC_NEx low to FMC_A valid	-	1.5	no
t <sub>v(NADV_NE</sub> )	FMC_NEx low to FMC_NADV low	0	2	ns
t <sub>w(NADV)</sub>	FMC_NADV low time	THCLK-2	THCLK+2	
t <sub>h(AD_NADV)</sub>	FMC_AD(address) valid hold time after FMC_NADV high	0	-	
t <sub>h(A_NOE)</sub>	Address hold time after FMC_NOE high	THCLK-0.5	-	
t <sub>h(BL_NOE)</sub>	FMC_BL time after FMC_NOE high	0	-	




Figure 24. Synchronous multiplexed NOR/PSRAM read timings

Table 53. Synchronous multiplexed NOR/PSRAM read timings<sup>(1)</sup>

Symbol	Parameter	Min	Max	Unit
t <sub>w(CLK)</sub>	FMC_CLK period	2THCLK	-	
t <sub>d(CLKL-NExL)</sub>	FMC_CLK low to FMC_NEx low (x=02)	-	5	
t <sub>d(CLKH_NExH)</sub>	FMC_CLK high to FMC_NEx high (x= 02)	THCLK+1	-	
t <sub>d(CLKL-NADVL)</sub>	FMC_CLK low to FMC_NADV low	-	7	
t <sub>d(CLKL-NADVH)</sub>	FMC_CLK low to FMC_NADV high	2.5	1	
t <sub>d(CLKL-AV)</sub>	FMC_CLK low to FMC_Ax valid (x=1625)	-	3	ns
t <sub>d(CLKH-AIV)</sub>	FMC_CLK high to FMC_Ax invalid (x=1625)	0	-	
t <sub>d(CLKL-NOEL)</sub>	FMC_CLK low to FMC_NOE low	-	6	
t <sub>d(CLKH-NOEH)</sub>	FMC_CLK high to FMC_NOE high	THCLK+1	-	
t <sub>d(CLKL-ADV)</sub>	FMC_CLK low to FMC_AD[15:0] valid	-	2	

Table 54. Synchronous multiplexed PSRAM write timings<sup>(1)</sup> (2)

Symbol	Parameter	Min	Max	Unit
t <sub>w(CLK)</sub>	FMC_CLK period, VDD range= 2.7 to 3.6 V	2THCLK-1	-	
t <sub>d(CLKL-NExL)</sub>	FMC_CLK low to FMC_NEx low (x=02)	-	5.5	
t <sub>d(CLKH-NExH)</sub>	FMC_CLK high to FMC_NEx high (x= 02)	THCLK+1	-	
t <sub>d(CLKL-NADVL)</sub>	FMC_CLK low to FMC_NADV low	-	7	
t <sub>d(CLKL-NADVH)</sub>	FMC_CLK low to FMC_NADV high	2	-	
t <sub>d(CLKL-AV)</sub>	FMC_CLK low to FMC_Ax valid (x=1625)	-	0	
t <sub>d(CLKH-AIV)</sub>	FMC_CLK high to FMC_Ax invalid (x=1625)	0	-	
t <sub>d(CLKL-NWEL)</sub>	FMC_CLK low to FMC_NWE low	-	5.5	ns
t <sub>d(CLKH-NWEH)</sub>	FMC_CLK high to FMC_NWE high	THCLK+1	-	
t <sub>d(CLKL-ADV)</sub>	FMC_CLK low to FMC_AD[15:0] valid	-	7.5	
t <sub>d(CLKL-ADIV)</sub>	FMC_CLK low to FMC_AD[15:0] invalid	0	-	
t <sub>d(CLKL-DATA)</sub>	FMC_A/D[15:0] valid data after FMC_CLK low	-	8	
t <sub>d(CLKL-NBLL)</sub>	FMC_CLK low to FMC_NBL low	-	6	
t <sub>d(CLKH-NBLH)</sub>	FMC_CLK high to FMC_NBL high	THCLK+1	-	
t <sub>su(NWAIT-CLKH)</sub>	FMC_NWAIT valid before FMC_CLK high	3	-	
t <sub>h(CLKH-NWAIT</sub> )	FMC_NWAIT valid after FMC_CLK high	5	-	

<sup>1.</sup> Based on characterization, not tested in production.



<sup>2.</sup>  $C_L = 30 pF$ .

Table 50. Synchronous non-manipiezeu i Strain write tinnings								
Symbol	Parameter	Min	Max	Unit				
t <sub>w(CLK)</sub>	FMC_CLK period	2THCLK-1	-					
t <sub>d(CLKL-NExL)</sub>	FMC_CLK low to FMC_NEx low (x=02)	-	6					
t <sub>d(CLKH-NExH)</sub>	FMC_CLK high to FMC_NEx high (x= 02)	THCLK+1.5	-					
t <sub>d(CLKL-NADVL)</sub>	FMC_CLK low to FMC_NADV low	-	7.5					
t <sub>d(CLKL-NADVH)</sub>	FMC_CLK low to FMC_NADV high	0	-					
t <sub>d(CLKL-AV)</sub>	FMC_CLK low to FMC_Ax valid (x=1625)		6.5					
t <sub>d(CLKH-AIV)</sub>	FMC_CLK high to FMC_Ax invalid (x=1625)		-	ns				
t <sub>d(CLKL-NWEL)</sub>	FMC_CLK low to FMC_NWE low	-	0					
t <sub>d(CLKH-NWEH)</sub>	FMC_CLK high to FMC_NWE high	THCLK+2	-					
t <sub>d</sub> (CLKL-Data)	FMC_D[15:0] valid data after FMC_CLK low	-	7.5					
t <sub>d(CLKL-NBLL)</sub>	FMC_CLK low to FMC_NBL low	-	7					
t <sub>d(CLKH-NBLH)</sub>	FMC_CLK high to FMC_NBL high	THCLK+0.5	-					
t <sub>su(NWAIT-CLKH)</sub>	FMC_NWAIT valid before FMC_CLK high	2	-					
t <sub>h(CLKH-NWAIT)</sub>	FMC_NWAIT valid after FMC_CLK high	4	-					

Table 56. Synchronous non-multiplexed PSRAM write timings<sup>(1)</sup>

### PC Card/CompactFlash controller waveforms and timings

Figure 28 to Figure 33 present the PC Card/Compact Flash controller waveforms, and Table 57 to Table 58 provide the corresponding timings. The results shown in this table are obtained with the following FSMC configuration:

- COM.FMC\_SetupTime = 0x04;
- COM.FMC\_WaitSetupTime = 0x07;
- COM.FMC\_HoldSetupTime = 0x04;
- COM.FMC\_HiZSetupTime = 0x05;
- ATT.FMC\_SetupTime = 0x04;
- ATT.FMC WaitSetupTime = 0x07;
- ATT.FMC\_HoldSetupTime = 0x04;
- ATT.FMC\_HiZSetupTime = 0x05;
- IO.FMC SetupTime = 0x04;
- IO.FMC WaitSetupTime = 0x07;
- IO.FMC HoldSetupTime = 0x04;
- IO.FMC\_HiZSetupTime = 0x05;
- TCLRSetupTime = 0;
- TARSetupTime = 0.

In all timing tables, the THCLK is the HCLK clock period.



<sup>1.</sup> Based on characterization, not tested in production.

Table 73. I2C analog filter characteristics<sup>(1)</sup>

Symbol	Parameter	Min	Max	Unit
t <sub>AF</sub>	Pulse width of spikes that are suppressed by the analog filter	50	260	ns

<sup>1.</sup> Guaranteed by design, not tested in production.

### SPI/I<sup>2</sup>S characteristics

Unless otherwise specified, the parameters given in *Table 74* for SPI or in *Table 75* for  $I^2S$  are derived from tests performed under ambient temperature,  $f_{PCLKX}$  frequency and  $V_{DD}$  supply voltage conditions summarized in *Table 19*.

Refer to Section 6.3.15: I/O port characteristics for more details on the input/output alternate function characteristics (NSS, SCK, MOSI, MISO for SPI and WS, CK, SD for I<sup>2</sup>S).

Table 74. SPI characteristics<sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Тур.	Max	Unit
		Master mode 2.7 V <v<sub>DD&lt;3.6 V, SPI1/4</v<sub>	-	-	24	
		Master mode 2 V <v<sub>DD&lt;3.6 V, SPI1/2/3/4</v<sub>			18	
f <sub>SCK</sub>	SPI clock frequency	Slave mode 2 V <v<sub>DD&lt;3.6 V, SPI1/4</v<sub>			24	MHz
1/t <sub>c(SCK)</sub>	SFI Clock frequency	Slave mode 2 V <v<sub>DD&lt;3.6 V, SPI1/2/3/4</v<sub>			18	
		Slave mode transmitter/full duplex 2 V <v<sub>DD&lt;3.6 V, SPI1/2/3/4</v<sub>			16.5 <sup>(2)</sup>	
		Slave mode transmitter/full duplex 2.7 V <v<sub>DD&lt;3.6 V, SPI1/4</v<sub>			22.5 <sup>(2))</sup>	-
Duty <sub>(SCK)</sub>	Duty cycle of SPI clock frequency	Slave mode	30	50	70	%
t <sub>su(NSS)</sub>	NSS setup time	Slave mode, SPI presc = 2	4*Tpclk	-	-	
t <sub>h(NSS)</sub>	NSS hold time	Slave mode, SPI presc = 2	2*Tpclk	-	-	
t <sub>w(SCKH)</sub> t <sub>w(SCKL)</sub>	SCK high and low time	Master mode	Tpclk-2	Tpclk	Tpclk+2	
t <sub>su(MI)</sub>	- Data input setup time	Master mode	3	-	-	
t <sub>su(SI)</sub>	- Data input setup time	Slave mode	3	-	-	
t <sub>h(MI)</sub>	Data input hold time	Master mode	6.5	-	-	
t <sub>h(SI)</sub>	Todia iriput riolu tirrie	Slave mode	4.5 -		-	
t <sub>a(SO)</sub>	Data output access time	Slave mode	10	-	30	
t <sub>dis(SO)</sub>	Data output disable time	Slave mode	8	-	7	



Table 80. Maximum ADC  $R_{AIN}^{\ \ (1)}$  (continued)

	Sampling	Sampling		R <sub>AIN</sub> max (kΩ)	
Resolution	cycle @ 72 MHz	time [ns] @ 72 MHz	Fast channels <sup>(2)</sup>	Slow channels	Other channels <sup>(3)</sup>
	1.5	20.83	0.150	NA	0.039
	2.5	34.72	0.390	0.180	0.180
	4.5	62.50	0.820	0.560	0.470
8 bits	7.5	104.17	1.50	1.20	1.00
o Dits	19.5	270.83	3.90	3.30	2.70
	61.5	854.17	12.00	12.00	8.20
	181.5	2520.83	39.00	33.00	27.00
	601.5	8354.17	100.00	100.00	82.00
	1.5	20.83	0.270	0.100	0.150
	2.5	34.72	0.560	0.390	0.330
	4.5	62.50	1.200	0.820	0.820
6 hita	7.5	104.17	2.20	1.80	1.50
6 bits	19.5	270.83	5.60	4.70	3.90
	61.5	854.17	18.0	15.0	12.0
	181.5	2520.83	56.0	47.0	39.0
	601.5	8354.17	100.00	100.0	100.0

<sup>1.</sup> Data based on characterization results, not tested in production.

<sup>2.</sup> All fast channels, expect channels on PA2, PA6, PB1, PB12.

<sup>3.</sup> Fast channels available on PA2, PA6, PB1, PB12.

Table 83. ADC accuracy - limited test conditions, 64-pin packages<sup>(1)(2)</sup> (continued)

Symbol	Parameter	C	Min (3)	Тур	Max (3)	Unit		
			Single ended	Fast channel 5.1 Ms	66	67	-	
SNR <sup>(4)</sup>	Signal-to-		Single ended	Slow channel 4.8 Ms	66	67	-	
SINIX	noise ratio	Sampling freq ≤ 5 Msps	Differential	Fast channel 5.1 Ms	69	70	-	
				Slow channel 4.8 Ms	69	70	-	dB
		V <sub>DDA</sub> = 3.3 V 25°C  Total 64-pin package harmonic distortion	Single ended	Fast channel 5.1 Ms	-	-80	-80	uБ
THD <sup>(4)</sup>				Slow channel 4.8 Ms	-	-78	-77	
I -			Differential	Fast channel 5.1 Ms	-	-83	-82	
			Differential	Slow channel 4.8 Ms	-	-81	-80	

- 1. ADC DC accuracy values are measured after internal calibration.
- 2. ADC accuracy vs. negative Injection Current: Injecting negative current on any analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to analog pins which may potentially inject negative current. Any positive injection current within the limits specified for I<sub>INJ(PIN)</sub> and ΣI<sub>INJ(PIN)</sub> in Section 6.3.15 does not affect the ADC accuracy.
- 3. Data based on characterization results, not tested in production.
- 4. Value measured with a -0.5 dB full scale 50 kHz sine wave input signal.

Table 84. ADC accuracy, 64-pin packages<sup>(1)(2)(3)</sup>

Symbol	Parameter	(	Min <sup>(4)</sup>	Max (4)	Unit		
			Single anded	Fast channel 5.1 Ms	-	±6.5	
ET	Total		Single ended	Slow channel 4.8 Ms	-	±6.5	
	unadjusted error		Differential	Fast channel 5.1 Ms	-	±4	
			Dillerential	Slow channel 4.8 Ms	-	±4.5	
			Single anded	Fast channel 5.1 Ms	-	±3	
EO		or  ADC clock freq. ≤ 72 MHz, Sampling freq. ≤ 5 Msps	Single ended	Slow channel 4.8 Ms	-	±3	
EO Oliset eno	Offset error		Differential	Fast channel 5.1 Ms	-	±2.5	
				Slow channel 4.8 Ms	-	±2.5	LSB
		$2.0 \text{ V} \leq \text{V}_{\text{DDA}} \leq 3.6 \text{ V}$ $64\text{-pin package}$ Single end	Single ended	Fast channel 5.1 Ms	-	±6	LOB
EG	Cain arrar			Slow channel 4.8 Ms	-	±6	
EG	Gain enoi		Differential	Fast channel 5.1 Ms	-	±3.5	1
			Dillerential	Slow channel 4.8 Ms	-	±4	
			Cinale anded	Fast channel 5.1 Ms	-	±1.5	
Differential linearity			Single ended	Slow channel 4.8 Ms	-	±1.5	
	linearity error		Differential	Fast channel 5.1 Ms	-	±1.5	
			Dillerential	Slow channel 4.8 Ms	-	±1.5	



# 7.3 UFBGA100 package information

UFBGA100 is a 100-ball, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball grid array package.




Figure 57. UFBGA100 package outline

1. Drawing is not to scale.

Table 93. UFBGA100 package mechanical data

Sumbal	millimeters			inches <sup>(1)</sup>		
Symbol	Min.	Тур.	Max.	Min.	Тур.	Max.
Α	0.460	0.530	0.600	0.0181	0.0209	0.0236
A1	0.050	0.080	0.110	0.0020	0.0031	0.0043
A2	0.400	0.450	0.500	0.0157	0.0177	0.0197
A3	-	0.130	-	-	0.0051	-
A4	0.270	0.320	0.370	0.0106	0.0126	0.0146
b	0.200	0.250	0.300	0.0079	0.0098	0.0118
D	6.950	7.000	7.050	0.2736	0.2756	0.2776
D1	5.450	5.500	5.550	0.2146	0.2165	0.2185
Е	6.950	7.000	7.050	0.2736	0.2756	0.2776
E1	5.450	5.500	5.550	0.2146	0.2165	0.2185
е	-	0.500	-	-	0.0197	-
F	0.700	0.750	0.800	0.0276	0.0295	0.0315

# 7.4 LQFP100 package information

LQFP100 is a 100-pin, 14 x 14 mm low-profile quad flat package.




Figure 60. LQFP100 package outline

1. Drawing is not to scale.

Table 95. LQPF100 package mechanical data

· •								
Symbol	millimeters			millimeters inches <sup>(1)</sup>			inches <sup>(1)</sup>	
	Min	Тур	Max	Min	Тур	Max		
А	-	-	1.600	-	-	0.0630		
A1	0.050	-	0.150	0.0020	-	0.0059		
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571		
b	0.170	0.220	0.270	0.0067	0.0087	0.0106		
С	0.090	-	0.200	0.0035	-	0.0079		
D	15.800	16.000	16.200	0.6220	0.6299	0.6378		

Table 96. WLCSP100 package mechanical data

Table 30. WESSI 100 package mechanical data									
Symbol	millimeters			inches <sup>(1)</sup>					
Symbol	Min	Тур	Max	Тур	Min	Max			
Α	0.525	0.555	0.585	0.0207	0.0219	0.0230			
A1	-	0.175	-	-	0.0069	-			
A2	-	0.38	-	-	0.0150	-			
A3 <sup>(2)</sup>	-	0.025	-	-	0.0010	-			
Ø b <sup>(3)</sup>	0.22	0.25	0.28	-	0.0098	0.0110			
D	4.74	4.775	4.81	-	0.1880	0.1894			
E	5.006	5.041	5.076	-	0.1985	0.1998			
е	-	0.4	-	-	0.0157	-			
e1	-	3.6	-	-	0.1417	-			
e2	-	3.6	-	-	0.1417	-			
F	-	0.5875	-	-	0.0231	-			
G	-	0.7205	-	-	0.0284	-			
N	-	100	-	-	3.9370	-			
aaa	-	0.1	-	-	0.0039	-			
bbb	-	0.1	-	-	0.0039	-			
ccc	-	0.1	-	-	0.0039	-			
ddd	-	0.05	-	-	0.0020	-			
eee	-	0.05	-	-	0.0020	-			

- 1. Values in inches are converted from mm and rounded to 4 decimal digits.
- Back side coating.
- 3. Dimension is measured at the maximum bump diameter parallel to primary datum Z.

Figure 64. Recommended footprint for the WLCSP100 package






Table 97. WLCSP100 recommended PCB design rules (0.4 mm pitch)

Dimension	Recommended values
Pitch	0.4 mm
Dpad	0.225 mm
Dsm	0.290 mm
Stencil thickness	0.1 mm

### **Device marking for WLCSP100**

The following figure gives an example of topside marking orientation versus pin 1 identifier location.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.

Ball A1 identifier Product identification(1) OF ESF303VEYL Revision code WW R MSv40085V1

Figure 65. WLCSP100 marking example (package top view)

Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering samples to run qualification activity.

DocID026415 Rev 5 164/173

# 7.6 LQFP64 package information

LQFP64 is a 64-pin, 10 x 10 mm low-profile quad flat package.




Figure 66. LQFP64 package outline

1. Drawing is not to scale.

Table 98. LQFP64 package mechanical data

Table of Eq. ( or package mornamear data								
0	millimeters							
Symbol	Min	Тур	Max	Min	Тур	Max		
Α	-	-	1.600	-	-	0.0630		
A1	0.050	-	0.150	0.0020	-	0.0059		
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571		
b	0.170	0.220	0.270	0.0067	0.0087	0.0106		
С	0.090	-	0.200	0.0035	-	0.0079		
D	-	12.000	-	-	0.4724	-		
D1	-	10.000	-	-	0.3937	-		
D3	-	7.500	-	-	0.2953	-		
Е	-	12.000	-	-	0.4724	-		
E1	-	10.000	-	-	0.3937	-		