



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

Product Status	Not For New Designs
Core Processor	RL78
Core Size	16-Bit
Speed	20MHz
Connectivity	CSI, I <sup>2</sup> C, LINbus, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	6
Program Memory Size	2KB (2K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 5.5V
Data Converters	A/D 4x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	10-LSSOP (0.173", 4.40mm Width)
Supplier Device Package	10-LSSOP
Purchase URL	<a href="https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f10y16asp-x0">https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f10y16asp-x0</a>

## ○ ROM, RAM capacities


Flash ROM	RAM	10 pins	16 pins
4 KB	512 B	–	R5F10Y47ASP <sup>Note 2</sup>
2 KB	256 B	R5F10Y16ASP	R5F10Y46ASP <sup>Note 2</sup>
1 KB	128 B	R5F10Y14ASP	R5F10Y44ASP <sup>Note 2</sup>

- Notes**
1. 16-pin products only
  2. Under development

**Remark** The functions mounted depend on the product. See **1.6 Outline of Functions**.

## 1.2 List of Part Number

Figure 1-1. Classification of Part Number



Pin count	Package	Part Number
10 pins	10-pin plastic LSSOP (4.4 × 3.6 mm, 0.65mmpitch)	R5F10Y16ASP#V0, R5F10Y16ASP#X0
		R5F10Y14ASP#V0, R5F10Y14ASP#X0
16 pins	16-pin plastic SSOP (4.4 × 5.0 mm, 0.65mmpitch)	R5F10Y47ASP <sup>Note</sup>
		R5F10Y46ASP <sup>Note</sup>
		R5F10Y44ASP <sup>Note</sup>

**Note** Under development


**Caution** The part number represents the number at the time of publication.

Be sure to review the latest part number through the target product page in the Renesas Electronics Corp.website.

### 1.3 Pin Configuration (Top View)

#### 1.3.1 10-pin products

- 10-pin plastic LSSOP (4.4 × 3.6)




**Remarks 1.** For pin identification, see 1.4 Pin Identification.

- Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR).

#### 1.3.2 16-pin products

- 16-pin plastic SSOP (4.4 × 5.0)



**Remarks 1.** For pin identification, see 1.4 Pin Identification.

- Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR).

## 1.6 Outline of Functions

This outline describes the function at the time when Peripheral I/O redirection register (PIOR) is set to 00H.

Item		10-pin		16-pin		
		R5F10Y16ASP	R5F10Y14ASP	R5F10Y47ASP	R5F10Y46ASP	R5F10Y44ASP
Code flash memory		2 KB	1 KB	4 KB	2 KB	1 KB
RAM		256 B	128 B	512 B	256 B	128 B
Main system clock	High-speed system clock	—		X1, X2 (crystal/ceramic) oscillation, external main system clock input (EXCLK): 1 to 20 MHz: V <sub>DD</sub> = 2.7 to 5.5 V 1 to 5 MHz: V <sub>DD</sub> = 2.0 to 5.5 V		
	High-speed on-chip oscillator clock	• 1.25 to 20 MHz (V <sub>DD</sub> = 2.7 to 5.5 V) • 1.25 to 5 MHz (V <sub>DD</sub> = 2.0 to 5.5 V)				
Low-speed on-chip oscillator clock		15 kHz (TYP)				
General-purpose register		8-bit register × 8				
Minimum instruction execution time		0.05 μs (20 MHz operation)				
Instruction set		• Data transfer (8 bits) • Adder and subtractor/logical operation (8 bits) • Multiplication (8 bits × 8 bits) • Rotate, barrel shift, and bit manipulation (set, reset, test, and Boolean operation), etc.				
I/O port	Total	8		14		
	CMOS I/O	6 (N-ch open-drain output (V <sub>DD</sub> tolerance): 2)		10 (N-ch open-drain output (V <sub>DD</sub> tolerance): 4)		
	CMOS input	2		4		
Timer	16-bit timer	2 channels		4 channels		
	Watchdog timer	1 channel				
	12-bit interval timer	—		1 channel		
	Timer output	2 channels (PWM output: 1)		4 channels (PWM outputs: 3 <sup>Note 1</sup> )		
Clock output/buzzer output		1				
		2.44 kHz to 10 MHz: (Peripheral hardware clock: f <sub>MAIN</sub> = 20 MHz operation)				
Comparator		—		1		
8-/10-bit resolution A/D converter		4 channels		8 channels		
Serial interface		[10-pin products] CSI: 1 channel/simplified I <sup>2</sup> C: 1 channel/UART: 1 channel [16-pin products] CSI: 2 channels/simplified I <sup>2</sup> C: 1 channel/UART: 1 channel				
		I <sup>2</sup> C bus	—		1 channel	
Vectored interrupt sources	Internal	8		14		
	External	3		5		
Key interrupt		6				
Reset		• Reset by $\overline{\text{RESET}}$ pin • Internal reset by watchdog timer • Internal reset by selectable power-on-reset • Internal reset by illegal instruction execution <sup>Note 2</sup> • Internal reset by data retention lower limit voltage				
Selectable power-on-reset circuit		Detection voltage: 2.0 V/2.4 V/2.7 V/4.0 V				
On-chip debug function		Provided				
Power supply voltage		V <sub>DD</sub> = 2.0 to 5.5 V				
Operating ambient temperature		T <sub>A</sub> = - 40 to + 85 °C				

- Notes**
1. The number of outputs varies, depending on the setting of channels in use and the number of the master (see **6.8.3 Operation as multiple PWM output function in the RL78/G10 User's Manual**).
  2. The illegal instruction is generated when instruction code FFH is executed. Reset by the illegal instruction execution not issued by emulation with the on-chip debug emulator.

## 2.1 Absolute Maximum Ratings

( $T_A = 25^\circ\text{C}$ )

Parameter	Symbols	Conditions		Ratings	Unit
Supply Voltage	$V_{DD}$			-0.5 to +6.5	V
Input Voltage	$V_{I1}$			-0.3 to $V_{DD} + 0.3^{\text{Note}}$	V
Output Voltage	$V_{O1}$			-0.3 to $V_{DD} + 0.3$	V
Output current, high	$I_{OH1}$	Per pin		-40	mA
		Total of all pins	P40	-40	mA
		-140 mA	P00 to P04	-100	mA
Output current, low	$I_{OL1}$	Per pin		40	mA
		Total of all pins	P40	40	mA
		140 mA	P00 to P04	100	mA
Operating ambient temperature	$T_A$			-40 to +85	$^\circ\text{C}$
Storage temperature	$T_{\text{stg}}$			-65 to +150	$^\circ\text{C}$

**Note** Must be 6.5 V or lower.

**Caution** Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

**Remarks** 1. Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

2. The reference voltage is  $V_{SS}$ .

## 2.2 Oscillator Characteristics

### 2.2.1 On-chip oscillator characteristics

( $T_A = -40$  to  $+85^\circ\text{C}$ ,  $2.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ ,  $V_{SS} = 0\text{ V}$ )

Oscillators	Parameters	Conditions	MIN.	TYP.	MAX.	Unit
High-speed on-chip oscillator oscillation clock frequency <sup>Notes 1, 2</sup>	$f_{IH}$		1.25		20	MHz
High-speed on-chip oscillator oscillation clock frequency accuracy		$T_A = -20$ to $+85^\circ\text{C}$	-2.0		+2.0	%
		$T_A = -40$ to $-20^\circ\text{C}$	-3.0		+3.0	%
Low-speed on-chip oscillator oscillation clock frequency <sup>Note 3</sup>	$f_{IL}$			15		kHz
Low-speed on-chip oscillator oscillation clock frequency accuracy			-15		+15	%

**Notes** 1. High-speed on-chip oscillator frequency is selected by bits 0 to 2 of option byte (000C2H).

2. This only indicates the oscillator characteristics. Refer to AC Characteristics for instruction execution time.

3. This only indicates the oscillator characteristics.

- Total output current of pins =  $(I_{OH} \times 0.7)/(n \times 0.01)$   
<Example> Where  $n = 80\%$  and  $I_{OH} = -10.0\text{ mA}$   
Total output current of pins =  $(-10.0 \times 0.7)/(80 \times 0.01) \cong -8.7\text{ mA}$
- Total output current of pins =  $(I_{OL} \times 0.7)/(n \times 0.01)$   
<Example> Where  $n = 80\%$  and  $I_{OL} = 10.0\text{ mA}$   
Total output current of pins =  $(10.0 \times 0.7)/(80 \times 0.01) \cong 8.7\text{ mA}$

However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

4. Value of current at which the device operation is guaranteed even if the current flows from an output pin to the  $V_{SS}$  pin.
5. The value under the condition which satisfies the high-level output current ( $I_{OH1}$ ).
6. The value under the condition which satisfies the low-level output current ( $I_{OL1}$ ).

**Cautions 1. P00 and P01 do not output high level in N-ch open-drain mode.**

2. **The maximum value of  $V_{IH}$  of P00 and P01 is  $V_{DD}$  even in N-ch open-drain mode.**

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port.



## 2.3.2 Supply current characteristics

(T<sub>A</sub> = -40 to +85°C, 2.0 V ≤ V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = 0 V)

Parameter	Symbol	Conditions				MIN.	TYP.	MAX.	Unit
Supply current <sup>Note 1</sup>	I <sub>DD1</sub>	Operating mode	Basic operation	f <sub>IH</sub> = 20 MHz	V <sub>DD</sub> = 3.0 V, 5.0 V		0.91		mA
			Normal operation	f <sub>IH</sub> = 20 MHz	V <sub>DD</sub> = 3.0 V, 5.0 V		1.57	2.04	
				f <sub>IH</sub> = 5 MHz	V <sub>DD</sub> = 3.0 V, 5.0 V		0.85	1.15	
	I <sub>DD2</sub> <sup>Note 2</sup>	HALT mode		f <sub>IH</sub> = 20 MHz	V <sub>DD</sub> = 3.0 V, 5.0 V		350	820	μA
				f <sub>IH</sub> = 5 MHz	V <sub>DD</sub> = 3.0 V, 5.0 V		290	600	
	I <sub>DD3</sub> <sup>Note 3</sup>	STOP mode		V <sub>DD</sub> = 3.0 V			0.56	2.00	μA
WDT supply current <sup>Note 4</sup>	I <sub>WDT</sub>	f <sub>IL</sub> = 15 kHz					0.31		μA
ADC supply current <sup>Note 5</sup>	I <sub>ADC</sub>	During conversion at the highest speed	V <sub>DD</sub> = 5.0 V			1.30	1.90	mA	
			V <sub>DD</sub> = 3.0 V			0.50			

- Notes**
1. Total current flowing into V<sub>DD</sub>, including the input leakage current flowing when the level of the input pin is fixed to V<sub>DD</sub> or V<sub>SS</sub>. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the watchdog timer, A/D converter, I/O port, and on-chip pull-up/pull-down resistors.
  2. During HALT instruction execution by flash memory.
  3. When the high-speed on-chip oscillator is stopped.
  4. Current flowing only to the watchdog timer (including the operating current of the low-speed on-chip oscillator). The current value of the RL78 microcontrollers is the sum of I<sub>DD1</sub>, I<sub>DD2</sub> or I<sub>DD3</sub> and I<sub>WDT</sub> when the watchdog timer operates.
  5. Current flowing only to the A/D converter. The current value of the RL78 microcontrollers is the sum of I<sub>DD1</sub> or I<sub>DD2</sub> and I<sub>ADC</sub> when the A/D converter operates in an operation mode or the HALT mode.

- Remarks**
1. f<sub>IL</sub>: Low-speed on-chip oscillator clock frequency
  2. f<sub>IH</sub>: High-speed on-chip oscillator clock frequency
  3. Temperature condition of the TYP. value is T<sub>A</sub> = 25°C


## 2.4 AC Characteristics

( $T_A = -40$  to  $+85^\circ\text{C}$ ,  $2.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ ,  $V_{SS} = 0\text{ V}$ )


Items	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Instruction cycle (minimum instruction execution time)	$T_{CY}$	Main system clock ( $f_{MAIN}$ ) operation	$2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$	0.05	0.8	$\mu\text{s}$
			$2.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$	0.2	0.8	$\mu\text{s}$
TI00, TI01 input high-level width, low-level width	$t_{TIH}, t_{TIL}$	Noise filter is not used	$1/f_{MCK} + 10$			ns
TO00, TO01 output frequency	$f_{TO}$	$4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$			10	MHz
		$2.7\text{ V} \leq V_{DD} < 4.0\text{ V}$			5	MHz
		$2.0\text{ V} \leq V_{DD} < 2.7\text{ V}$			2.5	MHz
PCLBUZ0 output frequency	$f_{PCL}$	$4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$			10	MHz
		$2.7\text{ V} \leq V_{DD} < 4.0\text{ V}$			5	MHz
		$2.0\text{ V} \leq V_{DD} < 2.7\text{ V}$			2.5	MHz
RESET low-level width	$t_{RSL}$		10			$\mu\text{s}$

**Remark**  $f_{MCK}$ : Timer array unit operation clock frequency

### AC Timing Test Points



### TI/TO Timing



## 2.5 Serial Communication Characteristics


### 2.5.1 Serial array unit

#### (1) UART mode


( $T_A = -40$  to  $+85^\circ\text{C}$ ,  $2.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ ,  $V_{SS} = 0\text{ V}$ )

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate					$f_{MCK}/6$	bps
		Theoretical value of the maximum transfer rate $f_{CLK} = f_{MCK} = 20\text{ MHz}$			3.3	Mbps

#### UART mode connection diagram



#### UART mode bit width (reference)



**Remark**  $f_{MCK}$ : Serial array unit operation clock frequency  
 (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn).  
 m: Unit number, n: Channel number (mn = 00))


**(3) CSI mode (slave mode, SCKp... external clock input)****( $T_A = -40$  to  $+85^\circ\text{C}$ ,  $2.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ ,  $V_{SS} = 0\text{ V}$ )**

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
SCKp cycle time	$t_{KCY2}$	$2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$	$f_{MCK} = 20\text{ MHz}$	$8/f_{MCK}$			ns
			$f_{MCK} \leq 10\text{ MHz}$	$6/f_{MCK}$			ns
		$2.0\text{ V} \leq V_{DD} < 2.7\text{ V}$		$6/f_{MCK}$			ns
SCKp high-/low-level width	$t_{KH2}$ , $t_{KL2}$	$2.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$		$t_{KCY2}/2$			ns
Slp setup time (to SCKp $\uparrow$ ) <sup>Note 1</sup>	$t_{SIK2}$	$2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$		$1/f_{MCK} + 20$			ns
		$2.0\text{ V} \leq V_{DD} < 2.7\text{ V}$		$1/f_{MCK} + 30$			ns
Slp hold time (from SCKp $\uparrow$ ) <sup>Note 2</sup>	$t_{KSI2}$	$2.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$		$1/f_{MCK} + 31$			ns
Delay time from SCKp $\downarrow$ to SOp output <sup>Note 3</sup>	$t_{KS02}$	$C = 30\text{ pF}$ <sup>Note 4</sup>	$2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$			$2/f_{MCK} + 50$	ns
			$2.0\text{ V} \leq V_{DD} < 2.7\text{ V}$			$2/f_{MCK} + 110$	ns


- Notes**
1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The Slp setup time becomes “to SCKp $\downarrow$ ” when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
  2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The Slp hold time becomes “from SCKp $\downarrow$ ” when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
  3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes “from SCKp $\uparrow$ ” when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
  4. C is the load capacitance of the SOp output lines.



**Remarks** 1. p: CSI number (p = 00), m: Unit number (m = 0), n: Channel number (n = 0)

2.  $f_{MCK}$ : Serial array unit operation clock frequency  
(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00))

**CSI mode connection diagram****CSI mode serial transfer timing**

(When DAP00 = 0 and CKP00 = 0, or DAP00 = 1 and CKP00 = 1.)



**Simplified I<sup>2</sup>C mode connection diagram****Simplified I<sup>2</sup>C mode serial transfer timing**

## 2.6 Analog Characteristics

### 2.6.1 A/D converter characteristics

(Target ANI pin : ANI0 to ANI3)

( $T_A = -40$  to  $+85^\circ\text{C}$ ,  $2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ ,  $V_{SS} = 0\text{ V}$ )

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Resolution	RES			8		10	bit
Overall error <sup>Note 1</sup>	AINL	10-bit resolution	$V_{DD} = 5\text{ V}$		$\pm 1.7$	$\pm 3.1$ <sup>Note 2</sup>	LSB
			$V_{DD} = 3\text{ V}$		$\pm 2.3$	$\pm 4.5$ <sup>Note 2</sup>	LSB
Conversion time	tCONV	10-bit resolution	$2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$	3.4		18.4	$\mu\text{s}$
			$2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$	4.6		18.4	$\mu\text{s}$
Zero-scale error <sup>Note 1</sup>	E <sub>ZS</sub>	10-bit resolution	$V_{DD} = 5\text{ V}$			$\pm 0.19$ <sup>Note 2</sup>	%FSR
			$V_{DD} = 3\text{ V}$			$\pm 0.39$ <sup>Note 2</sup>	%FSR
Full-scale error <sup>Note 1</sup>	E <sub>FS</sub>	10-bit resolution	$V_{DD} = 5\text{ V}$			$\pm 0.29$ <sup>Note 2</sup>	%FSR
			$V_{DD} = 3\text{ V}$			$\pm 0.42$ <sup>Note 2</sup>	%FSR
Integral linearity error <sup>Note 1</sup>	ILE	10-bit resolution	$V_{DD} = 5\text{ V}$			$\pm 1.8$ <sup>Note 2</sup>	LSB
			$V_{DD} = 3\text{ V}$			$\pm 1.7$ <sup>Note 2</sup>	LSB
Differential linearity error <sup>Note 1</sup>	DLE	10-bit resolution	$V_{DD} = 5\text{ V}$			$\pm 1.4$ <sup>Note 2</sup>	LSB
			$V_{DD} = 3\text{ V}$			$\pm 1.5$ <sup>Note 2</sup>	LSB
Analog input voltage	V <sub>AIN</sub>			0		V <sub>DD</sub>	V

**Notes** 1. Excludes quantization error ( $\pm 1/2$  LSB).

2. This is the characteristic evaluation value plus or minus 3. These values are not used in the shipping inspection.

### 2.6.2 SPOR circuit characteristics

( $T_A = -40$  to  $+85^\circ\text{C}$ ,  $V_{SS} = 0\text{ V}$ )

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection supply voltage	V <sub>SPOR0</sub>	Power supply rise time	4.08	4.28	4.45	V
		Power supply fall time	4.00	4.20	4.37	V
	V <sub>SPOR1</sub>	Power supply rise time	2.76	2.90	3.02	V
		Power supply fall time	2.70	2.84	2.96	V
	V <sub>SPOR2</sub>	Power supply rise time	2.44	2.57	2.68	V
		Power supply fall time	2.40	2.52	2.62	V
	V <sub>SPOR3</sub>	Power supply rise time	2.05	2.16	2.25	V
		Power supply fall time	2.00	2.11	2.20	V
Minimum pulse width <sup>Note</sup>	T <sub>SPW</sub>		300			$\mu\text{s}$

**Note** Time required for the reset operation by the SPOR when  $V_{DD}$  becomes under  $V_{SPDR}$ .

### 2.6.3 Power supply voltage rising slope characteristics

( $T_A = -40$  to  $+85^\circ\text{C}$ ,  $V_{SS} = 0\text{ V}$ )

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Power supply voltage rising slope	S <sub>VDD</sub>				54	V/ms

## 2.7 Flash Memory Programming Characteristics

( $T_A = 0$  to  $+40^\circ\text{C}$ ,  $4.5\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ ,  $V_{SS} = 0\text{ V}$ )

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Code flash memory rewritable times <small>Notes 1, 2, 3</small>	$C_{erwr}$	Retained for 20 years.	$T_A = +85^\circ\text{C}$	1000			Times

- Notes**
- 1 erase + 1 write after the erase is regarded as 1 rewrite. The retaining years are until next rewrite after the rewrite.
  2. When using flash memory programmer.
  3. These are the characteristics of the flash memory and the results obtained from reliability testing by Renesas Electronics Corporation.

## 2.8 Dedicated Flash Memory Programmer Communication (UART)

( $T_A = 0$  to  $+40^\circ\text{C}$ ,  $4.5\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ ,  $V_{SS} = 0\text{ V}$ )


Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate				115,200		bps

**Remark** The transfer rate during flash memory programming is fixed to 115,200 bps.



## 2.9 Timing of Entry to Flash Memory Programming Modes

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
How long from when an external reset ends until the initial communication settings are specified	$t_{\text{SUNIT}}$	SPOR reset must end before the external reset ends.			100	ms
How long from when the TOOL0 pin is placed at the low level until an external reset ends	$t_{\text{SU}}$	SPOR reset must end before the external reset ends.	10			$\mu\text{s}$
How long the TOOL0 pin must be kept at the low level after an external reset ends	$t_{\text{HD}}$	SPOR reset must end before the external reset ends.	1			ms



- <1> The low level is input to the TOOL0 pin.
- <2> The external reset ends (SPOR reset must end before the external reset ends.).
- <3> The TOOL0 pin is set to the high level.
- <4> Setting of entry to the flash memory programming mode by UART reception.

**Remark**  $t_{\text{SUNIT}}$ : The segment shows that it is necessary to finish specifying the initial communication settings within 100 ms from when the resets end.

$t_{\text{SU}}$ : How long from when the TOOL0 pin is placed at the low level until an external reset ends (MIN. 10  $\mu\text{s}$ )


$t_{\text{HD}}$ : How long to keep the TOOL0 pin at the low level from when the external reset ends

### 3. PACKAGE DRAWINGS

#### 3.1 10-pin products

R5F10Y16ASP, R5F10Y14ASP

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-LSSOP10-4.4x3.6-0.65	PLSP0010JA-A	P10MA-65-CAC-2	0.05



#### NOTE



Each lead centerline is located within 0.13 mm of its true position (T.P.) at maximum material condition.

© 2012 Renesas Electronics Corporation. All rights reserved.

## 3.2 16-pin products

R5F10Y47ASP, R5F10Y46ASP, R5F10Y44ASP

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-SSOP16-4.4x5-0.65	PRSP0016JC-A	P16MA-65-FAA-2	0.08



(UNIT:mm)

ITEM	DIMENSIONS
D	5.00±0.15
D1	5.20±0.15
E	4.40±0.20
HE	6.40±0.20
A	1.725 MAX.
A1	0.125±0.05
A2	1.50
A3	0.25
e	0.65
bp	0.22 <sup>+0.08</sup> <sub>-0.07</sub>
c	0.15 <sup>+0.03</sup> <sub>-0.04</sub>
L	0.50
Lp	0.60±0.10
L1	1.00±0.20
x	0.13
y	0.10
$\theta$	3° <sup>+5°</sup> <sub>-3°</sub>
ZD	0.325

©2012 Renesas Electronics Corporation. All rights reserved.

<b>Revision History</b>	<b>RL78/G10 Data Sheet</b>
-------------------------	----------------------------

Rev.	Date	Description	
		Page	Summary
1.00	Apr 15, 2013	-	First Edition issued

All trademarks and registered trademarks are the property of their respective owners.

SuperFlash is a registered trademark of Silicon Storage Technology, Inc. in several countries including the United States and Japan.

Caution: This product uses SuperFlash® technology licensed from Silicon Storage Technology, Inc.
--

## NOTES FOR CMOS DEVICES

- (1) **VOLTAGE APPLICATION WAVEFORM AT INPUT PIN:** Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between  $V_{IL}$  (MAX) and  $V_{IH}$  (MIN) due to noise, etc., the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between  $V_{IL}$  (MAX) and  $V_{IH}$  (MIN).
- (2) **HANDLING OF UNUSED INPUT PINS:** Unconnected CMOS device inputs can be cause of malfunction. If an input pin is unconnected, it is possible that an internal input level may be generated due to noise, etc., causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND via a resistor if there is a possibility that it will be an output pin. All handling related to unused pins must be judged separately for each device and according to related specifications governing the device.
- (3) **PRECAUTION AGAINST ESD:** A strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it when it has occurred. Environmental control must be adequate. When it is dry, a humidifier should be used. It is recommended to avoid using insulators that easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors should be grounded. The operator should be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with mounted semiconductor devices.
- (4) **STATUS BEFORE INITIALIZATION:** Power-on does not necessarily define the initial status of a MOS device. Immediately after the power source is turned ON, devices with reset functions have not yet been initialized. Hence, power-on does not guarantee output pin levels, I/O settings or contents of registers. A device is not initialized until the reset signal is received. A reset operation must be executed immediately after power-on for devices with reset functions.
- (5) **POWER ON/OFF SEQUENCE:** In the case of a device that uses different power supplies for the internal operation and external interface, as a rule, switch on the external power supply after switching on the internal power supply. When switching the power supply off, as a rule, switch off the external power supply and then the internal power supply. Use of the reverse power on/off sequences may result in the application of an overvoltage to the internal elements of the device, causing malfunction and degradation of internal elements due to the passage of an abnormal current. The correct power on/off sequence must be judged separately for each device and according to related specifications governing the device.
- (6) **INPUT OF SIGNAL DURING POWER OFF STATE :** Do not input signals or an I/O pull-up power supply while the device is not powered. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Input of signals during the power off state must be judged separately for each device and according to related specifications governing the device.