

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"


#### Details

Detuns	
Product Status	Active
Core Processor	RL78
Core Size	16-Bit
Speed	20MHz
Connectivity	CSI, I <sup>2</sup> C, LINbus, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	10
Program Memory Size	4KB (4K x 8)
Program Memory Type	FLASH
EEPROM Size	· ·
RAM Size	512 x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 5.5V
Data Converters	A/D 7x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	16-SSOP (0.173", 4.40mm Width)
Supplier Device Package	16-SSOP
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f10y47asp-30

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## 1.2 List of Part Number



#### Figure 1-1. Classification of Part Number

Pin count	Package	Part Number
10 pins	10-pin plastic LSSOP	R5F10Y16ASP#V0, R5F10Y16ASP#X0
	$(4.4 \times 3.6 \text{ mm}, 0.65 \text{mmpitch})$	R5F10Y14ASP#V0, R5F10Y14ASP#X0
16 pins	16-pin plastic SSOP	R5F10Y47ASP Note
	$(4.4 \times 5.0 \text{ mm}, 0.65 \text{mmpitch})$	R5F10Y46ASP Note
		R5F10Y44ASP Note

**Note** Under development

Caution The part number represents the number at the time of publication. Be sure to review the latest part number through the target product page in the Renesas Electronics Corp.website.



## 1.3 Pin Configuration (Top View)

#### 1.3.1 10-pin products

• 10-pin plastic LSSOP (4.4 × 3.6)




Remarks 1. For pin identification, see 1.4 Pin Identification.

2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR).

#### 1.3.2 16-pin products

• 16-pin plastic SSOP  $(4.4 \times 5.0)$ 



- Remarks 1. For pin identification, see 1.4 Pin Identification.
  - 2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR).




## 1.4 Pin Identification

ANI0 to ANI6	: Analog Input
INTP0 to INTP3	: External Interrupt Input
KR0 to KR5	: Key Return
P00 to P07	: Port 0
P40, P41	: Port 4
P121, P122, P125	: Port 12
P137	: Port 13
PCLBUZ0	: Programmable Clock Output/ Buzzer Output
EXCLK	: External Clock Input
X1, X2	: Crystal Oscillator
IVCMP0	: Comparator Input
VCOUT0	: Comparator Output
IVREF0	: Comparator Reference Input
RESET	: Reset
RxD0	: Receive Data
SCK00, SCK01	: Serial Clock Input/Output
SCL00, SCLA0	: Serial Clock Output
SDA00, SDAA0	: Serial Data Input/Output
SI00, SI01	: Serial Data Input
SO00, SO01	: Serial Data Output
TI00 to TI03	: Timer Input
TO00 to TO03	: Timer Output
TOOL0	: Data Input/Output for Tool
TxD0	: Transmit Data
Vdd	: Power Supply
Vss	: Ground




## 1.5 Block Diagram

## 1.5.1 10-pin products





#### 1.5.2 16-pin products





- Notes 1. The number of outputs varies, depending on the setting of channels in use and the number of the master (see 6.8.3 Operation as multiple PWM output function in the RL78/G10 User's Manual).
  - 2. The illegal instruction is generated when instruction code FFH is executed. Reset by the illegal instruction execution not issued by emulation with the on-chip debug emulator.



# 2. ELECTRICAL SPECIFICATIONS

- Cautions 1. This chapter explains the electrical specifications of two products, the R5F10Y16ASP and the R5F10Y14ASP.
  - 2. Electrical specifications for the 16-pin products are T. B. D. because these products are under development.
  - 3. The RL78/G10 has an on-chip debug function, which is provided for development and evaluation. Do not use the on-chip debug function in products designated for mass production, because the guaranteed number of rewritable times of the flash memory may be exceeded when this function is used, and product reliability therefore cannot be guaranteed. Renesas Electronics is not liable for problems occurring when the on-chip debug function is used.
  - 4. The pins mounted depend on the product. Refer to 2.1 Port Functions and 2.2.1 Functions for each product in the RL78/G10 User's Manual.



## 2.3 DC Characteristics

#### 2.3.1 Pin characteristics

## $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 2.0 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{ V}_{SS} = 0 \text{ V})$

Parameter	Symbol	Conditions			MIN.	TYP.	MAX.	Unit
Output current,	Іон1	P00, P01, P02 to P04, P40	Per pin				-10.0 <sup>Note 2</sup>	mA
high <sup>Note 1</sup>		P40	Total <sup>Note 3</sup>	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$			-10.0	mA
				$2.7~V \leq V_{\text{DD}} < 4.0~V$			-2.0	mA
				$2.0~V \leq V_{\text{DD}} < 2.7~V$			-1.5	mA
		P00, P01, P02 to P04	Total <sup>Note 3</sup>	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$			-50.0	mA
				$2.7~V \leq V_{\text{DD}} < 4.0~V$			-10.0	mA
				$2.0~V \leq V_{\text{DD}} < 2.7~V$			-7.5	mA
		Total of all pins <sup>Note 3</sup>					-60.0	mA
Output current,	IOL1	P00 to P04, P40	Per pin				20.0 <sup>Note 2</sup>	mA
IOW <sup>Note 4</sup>	P40	Total <sup>Note 3</sup>	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$			20.0	mA	
				$2.7~V \leq V_{\text{DD}} < 4.0~V$			3.0	mA
				$2.0~V \leq V_{\text{DD}} < 2.7~V$			0.6	mA
P00 to P04	Total <sup>Note 3</sup>	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$			80.0	mA		
				$2.7~V \leq V_{\text{DD}} < 4.0~V$			12.0	mA
				$2.0~V \leq V_{\text{DD}} < 2.7~V$			2.4	mA
		Total of all pins <sup>Note 3</sup>					100.0	mA
Input voltage, high	VIH1				0.8 VDD		VDD	V
Input voltage, low	VIL1				0		0.2 VDD	V
Output voltage, high	V <sub>OH1</sub>	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$		Іон <b>=-10 mA</b>	VDD-1.5			V
Note 5				Іон <b>=-3.0 mA</b>	VDD-0.7			V
		$2.7~V \leq V_{\text{DD}} \leq 5.5~V$		Іон <b>=-2.0 mA</b>	VDD-0.6			V
		$2.0~V \leq V_{\text{DD}} \leq 5.5~V$		Іон =-1.5 mA	VDD-0.5			V
Output voltage, low	V <sub>OL1</sub>	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$		lo <sub>L</sub> = 20 mA			1.3	V
Note 6				loL = 8.5 mA			0.7	V
		$2.7~V \leq V_{\text{DD}} \leq 5.5~V$		lo <sub>L</sub> = 3.0 mA			0.6	V
				lo∟= 1.5 mA			0.4	V
		$2.0~V \leq V_{\text{DD}} \leq 5.5~V$		lo∟ = 0.6 mA			0.4	V
Input leakage current, high	Ілні	$V_{I} = V_{DD}$					1	μA
Input leakage current,low		VI = Vss					-1	μA
On-chip pull-up resistance	Rυ	VI = VSS			10	20	100	kΩ

Notes 1. Value of current at which the device operation is guaranteed even if the current flows from the VDD pin to an output pin.

- **2.** Do not exceed the total current value.
- **3.** This is the output current value under conditions where the duty factor  $\leq$  70%.

The output current value when the duty factor > 70% can be calculated with the following expression (when changing the duty factor to n%).



- Total output current of pins =  $(I_{OH} \times 0.7)/(n \times 0.01)$ <Example> Where n = 80 % and  $I_{OH}$  = - 10.0 mA Total output current of pins = (- 10.0 × 0.7)/(80 × 0.01)  $\cong$  - 8.7 mA
- Total output current of pins =  $(I_{OL} \times 0.7)/(n \times 0.01)$ <Example> Where n = 80 % and  $I_{OL}$  = 10.0 mA Total output current of pins =  $(10.0 \times 0.7)/(80 \times 0.01) \cong 8.7$  mA

However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

- 4. Value of current at which the device operation is guaranteed even if the current flows from an output pin to the Vss pin.
- 5. The value under the condition which satisfies the high-level output current (IOH1).
- 6. The value under the condition which satisfies the low-level output current (IoL1).

#### Cautions 1. P00 and P01 do not output high level in N-ch open-drain mode.

- 2. The maximum value of V  ${\ensuremath{\mathsf{H}}}$  of P00 and P01 is V  ${\ensuremath{\mathsf{DD}}}$  even in N-ch open-drain mode.
- **Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port.




## 2.4 AC Characteristics

(	$T_{A} = -40$ to	+85°C. 2.	0 V <	VDD < 5.5	V, Vss = 0 V	1
	1 = -40 10	+05 0, 2		VDD <u>3</u> 3.3	<b>v</b> , <b>v</b> 33 <b>– 0 v</b>	,


Items	Symbol	Condi	tions	MIN.	TYP.	MAX.	Unit
Instruction cycle (minimum Tcy	Main system clock	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$	0.05		0.8	μs	
instruction execution time)		(fmain) operation	$2.0~V \leq V_{\text{DD}} \leq 5.5~V$	0.2		0.8	μs
TI00, TI01 input high-level width, low-level width	t⊓∺, t⊓∟	Noise filter is not used		1/fмск + 10			ns
TO00, TO01 output frequency	fто	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$				10	MHz
		$2.7 \text{ V} \le \text{V}_{\text{DD}} < 4.0 \text{ V}$				5	MHz
		$2.0~V \leq V_{\text{DD}} < 2.7~V$				2.5	MHz
PCLBUZ0 output frequency	<b>f</b> PCL	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$				10	MHz
		$2.7~V \leq V_{\text{DD}} < 4.0~V$				5	MHz
		$2.0~V \leq V_{\text{DD}} < 2.7~V$				2.5	MHz
RESET low-level width	trsl			10			μs


Remark fmck: Timer array unit operation clock frequency

#### AC Timing Test Points




#### **TI/TO Timing**







#### Interrupt Request Input Timing



RESET



## 2.5 Serial Communication Characteristics


#### 2.5.1 Serial array unit

#### (1) UART mode


#### $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 2.0 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{ V}_{SS} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate					fмск/6	bps
		Theoretical value of the maximum transfer rate $f_{CLK} = f_{MCK} = 20 \text{ MHz}$			3.3	Mbps

#### UART mode connection diagram



#### UART mode bit width (reference)



Remarkfмск: Serial array unit operation clock frequency<br/>(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn).<br/>m: Unit number, n: Channel number (mn = 00))



Parameter	Symbol		MIN.	TYP.	MAX.	Unit	
SCKp cycle time	tKCY1	tксү1 ≥ 4/fc∟к	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$	200			ns
			$2.0~V \leq V_{\text{DD}} \leq 5.5~V$	800			ns
SCKp high-/low-level width	tĸнı, tĸ∟ı	$2.7 \text{ V} \leq \text{V}_{\text{DD}} \leq 5$	5.5 V	tkcy1/2-18			ns
		$2.0~V \leq V_{\text{DD}} \leq 5.5~V$		tkcy1/2-50			ns
SIp setup time (to SCKp $\uparrow$ ) <sup>Note 1</sup>	tsik1	$2.7 \text{ V} \leq V_{\text{DD}} \leq 5$	5.5 V	47			ns
		$2.0~V \leq V_{\text{DD}} \leq 5$	$2.0~V \leq V_{\text{DD}} \leq 5.5~V$				ns
SIp hold time (from SCKp $\uparrow$ ) <sup>Note 2</sup>	tksi1			19			ns
Delay time from SCKp↓ to SOp output <sup>№te 3</sup>	tkso1	$C=30 \text{ pF}^{\text{Note 4}}$				25	ns

# (2) CSI mode (master mode, SCKp... internal clock output) (T<sub>A</sub> = -40 to +85°C, 2.0 V $\leq$ V<sub>DD</sub> $\leq$ 5.5 V, V<sub>SS</sub> = 0 V)

**Notes 1.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp $\downarrow$ " when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

**3.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

4. C is the load capacitance of the SCKp and SOp output lines.

**Remarks 1.** p: CSI number (p = 00), m: Unit number (m = 0), n: Channel number (n = 0)

fmck: Serial array unit operation clock frequency
(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn).
m: Unit number, n: Channel number (mn = 00))




Parameter	Symbol	Condit	tions	MIN.	TYP.	MAX.	Unit
SCKp cycle time	<b>t</b> ксү2	$2.7 \ V \leq V_{\text{DD}} \leq 5.5 \ V \qquad f_{\text{MCK}} = 20 \ MHz$		8/fмск			ns
			fмск ≤ 10 MHz	6/fмск			ns
		$2.0~V \leq V_{\text{DD}} < 2.7~V$		6/fмск			ns
SCKp high-/low-level width	tкн2,	$2.0~V \leq V_{\text{DD}} \leq 5.5~V$		tксү2/2			ns
	tkl2						
SIp setup time (to SCKp <sup>↑</sup> ) <sup>Note 1</sup> tsik2		$2.7~V \leq V_{\text{DD}} \leq 5.5~V$		1/fмск+			ns
				20			
		$2.0~V \leq V_{\text{DD}} < 2.7~V$		1/fмск+			ns
				30			
SIp hold time (from SCKp $\uparrow$ ) <sup>Note 2</sup>	tksi2	$2.0~V \leq V_{\text{DD}} \leq 5.5~V$		1/fмск+			ns
				31			
Delay time from SCKp $\downarrow$ to SOp	tĸso2	C = 30 pF Note 4	$2.7~V \leq V_{\text{DD}} \leq 5.5$			2/fмск+50	ns
output Note 3			V				
			$2.0~V \leq V_{\text{DD}} < 2.7$			2/fмск+110	ns
			V				


#### (3) CSI mode (slave mode, SCKp... external clock input) (T<sub>A</sub> = -40 to $+85^{\circ}$ C, 2.0 V $\leq$ V<sub>DD</sub> $\leq$ 5.5 V, V<sub>SS</sub> = 0 V)


- **Notes 1.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
  - **2.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from SCKp $\downarrow$ " when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
  - **3.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp<sup>↑</sup>" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
  - 4. C is the load capacitance of the SOp output lines.
- **Remarks 1.** p: CSI number (p = 00), m: Unit number (m = 0), n: Channel number (n = 0)
  - fMCK: Serial array unit operation clock frequency (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00))



#### CSI mode connection diagram









## 2.7 Flash Memory Programming Characteristics

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit						
Code flash memory rewritable times Notes 1, 2, 3	Cerwr	Retained for 20 years.	T <sub>A</sub> = + 85°C	1000			Times					

## $(T_A = 0 \text{ to } + 40^{\circ}\text{C}, 4.5 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{V}_{\text{SS}} = 0 \text{ V})$

- **Notes 1.** 1 erase + 1 write after the erase is regarded as 1 rewrite. The retaining years are until next rewrite after the rewrite.
  - 2. When using flash memory programmer.
  - **3.** These are the characteristics of the flash memory and the results obtained from reliability testing by Renesas Electronics Corporation.

#### 2.8 Dedicated Flash Memory Programmer Communication (UART)

#### $(T_A = 0 \text{ to } + 40^{\circ}\text{C}, 4.5 \text{ V} \le V_{DD} \le 5.5\text{V}, \text{ V}_{SS} = 0 \text{ V})$


Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate				115,200		bps

**Remark** The transfer rate during flash memory programming is fixed to 115,200 bps.



Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
How long from when an external reset ends until the initial communication settings are specified	tsuinit	SPOR reset must end before the external reset ends.			100	ms
How long from when the TOOL0 pin is placed at the low level until an external reset ends	tsu	SPOR reset must end before the external reset ends.	10			μs
How long the TOOL0 pin must be kept at the low level after an external reset ends	tнр	SPOR reset must end before the external reset ends.	1			ms

## 2.9 Timing of Entry to Flash Memory Programming Modes



<1> The low level is input to the TOOL0 pin.

- <2> The external reset ends (SPOR reset must end before the external reset ends.).
- <3> The TOOL0 pin is set to the high level.
- <4> Setting of entry to the flash memory programming mode by UART reception.
- **Remark** tsuinit: The segment shows that it is necessary to finish specifying the initial communication settings within 100 ms from when the resets end.
  - t<sub>su:</sub> How long from when the TOOL0 pin is placed at the low level until an external reset ends (MIN. 10  $\mu$  s)
  - $\ensuremath{\mathsf{tHD:}}$  How long to keep the TOOL0 pin at the low level from when the external reset ends




## 3. PACKAGE DRAWINGS


## 3.1 10-pin products


R5F10Y16ASP, R5F10Y14ASP

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-LSSOP10-4.4x3.6-0.65	PLSP0010JA-A	P10MA-65-CAC-2	0.05



detail of lead end





NOTE

Each lead centerline is located within 0.13 mm of its true position (T.P.) at maximum material condition.

	(UNIT:mm)	
ITEM	DIMENSIONS	
А	3.60±0.10	
В	0.50	
С	0.65 (T.P.)	
D	0.24±0.08	
E	0.10±0.05	
F	1.45 MAX.	
G	1.20±0.10	
Н	6.40±0.20	
1	4.40±0.10	
J	1.00±0.20	
K	$0.17^{+0.08}_{-0.07}$	
L	0.50	
М	0.13	
Ν	0.10	
Р	$3^{\circ} + 5^{\circ} - 3^{\circ}$	
Т	0.25 (T.P.)	
U	$0.60 \pm 0.15$	
V	0.25 MAX.	
W	0.15 MAX.	

© 2012 Renesas Electronics Corporation. All rights reserved.



## RL78/G10 Data Sheet

		Description		
Rev.	Date	Page	Summary	
1.00	Apr 15, 2013	-	First Edition issued	

All trademarks and registered trademarks are the property of their respective owners.

SuperFlash is a registered trademark of Silicon Storage Technology, Inc. in several countries including the United States and Japan.

Caution: This product uses SuperFlash® technology licensed from Silicon Storage Technology, Inc.

#### NOTES FOR CMOS DEVICES

- (1) VOLTAGE APPLICATION WAVEFORM AT INPUT PIN: Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between VIL (MAX) and VIH (MIN) due to noise, etc., the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between VIL (MAX) and VIH (MIN).
- (2) HANDLING OF UNUSED INPUT PINS: Unconnected CMOS device inputs can be cause of malfunction. If an input pin is unconnected, it is possible that an internal input level may be generated due to noise, etc., causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND via a resistor if there is a possibility that it will be an output pin. All handling related to unused pins must be judged separately for each device and according to related specifications governing the device.
- (3) PRECAUTION AGAINST ESD: A strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it when it has occurred. Environmental control must be adequate. When it is dry, a humidifier should be used. It is recommended to avoid using insulators that easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors should be grounded. The operator should be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with mounted semiconductor devices.
- (4) STATUS BEFORE INITIALIZATION: Power-on does not necessarily define the initial status of a MOS device. Immediately after the power source is turned ON, devices with reset functions have not yet been initialized. Hence, power-on does not guarantee output pin levels, I/O settings or contents of registers. A device is not initialized until the reset signal is received. A reset operation must be executed immediately after power-on for devices with reset functions.
- (5) POWER ON/OFF SEQUENCE: In the case of a device that uses different power supplies for the internal operation and external interface, as a rule, switch on the external power supply after switching on the internal power supply. When switching the power supply off, as a rule, switch off the external power supply and then the internal power supply. Use of the reverse power on/off sequences may result in the application of an overvoltage to the internal elements of the device, causing malfunction and degradation of internal elements due to the passage of an abnormal current. The correct power on/off sequence must be judged separately for each device and according to related specifications governing the device.
- (6) INPUT OF SIGNAL DURING POWER OFF STATE : Do not input signals or an I/O pull-up power supply while the device is not powered. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Input of signals during the power off state must be judged separately for each device and according to related specifications governing the device.