



Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

Product Status	Active
Core Processor	ARM® Cortex®-M4/M0
Core Size	32-Bit Dual-Core
Speed	204MHz
Connectivity	CANbus, EBI/EMI, Ethernet, I²C, IrDA, Microwire, MMC/SD, QEI, SPI, SSI, SSP, UART/USART, USB, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, I²S, LCD, POR, PWM, WDT
Number of I/O	142
Program Memory Size	1MB (1M x 8)
Program Memory Type	FLASH
EEPROM Size	16K x 8
RAM Size	154K x 8
Voltage - Supply (Vcc/Vdd)	2.4V ~ 3.6V
Data Converters	A/D 16x10b; D/A 1x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	208-LQFP
Supplier Device Package	208-LQFP (28x28)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/nxp-semiconductors/lpc4367jbd208e">https://www.e-xfl.com/product-detail/nxp-semiconductors/lpc4367jbd208e</a>

**Table 3.** Pin description ...continued

Pin name	LBGA256	TFBGA100	LQFP208		Reset state [1]	Type	Description
P2_5	K14	D10	131	[3]	N; PU	I/O	<b>SGPIO14</b> — General purpose digital input/output pin.
						I	<b>CTIN_2</b> — SCT input 2. Capture input 2 of timer 0.
						I	<b>USB1_VBUS</b> — Monitors the presence of USB1 bus power. <b>Note:</b> This signal must be HIGH for USB reset to occur.
						I	<b>ADCTRIG1</b> — ADC trigger input 1.
						I/O	<b>GPIO5[5]</b> — General purpose digital input/output pin.
						-	R — Function reserved.
						O	<b>T3_MAT2</b> — Match output 2 of timer 3.
						O	<b>USB0_IND0</b> — USB0 port indicator LED control output 0.
P2_6	K16	G9	137	[2]	N; PU	I/O	<b>SGPIO7</b> — General purpose digital input/output pin.
						I/O	<b>U0_DIR</b> — RS-485/EIA-485 output enable/direction control for USART0.
						I/O	<b>EMC_A10</b> — External memory address line 10.
						O	<b>USB0_IND0</b> — USB0 port indicator LED control output 0.
						I/O	<b>GPIO5[6]</b> — General purpose digital input/output pin.
						I	<b>CTIN_7</b> — SCT input 7.
						I	<b>T3_CAP3</b> — Capture input 3 of timer 3.
						O	<b>EMC_BLS1</b> — LOW active Byte Lane select signal 1.
P2_7	H14	C10	138	[2]	N; PU	I/O	<b>GPIO0[7]</b> — General purpose digital input/output pin. If this pin is pulled LOW at reset, the part enters ISP mode or boots from an external source (see <a href="#">Table 4</a> and <a href="#">Table 5</a> ).
						O	<b>CTOUT_1</b> — SCT output 1. Match output 3 of timer 3.
						I/O	<b>U3_UCLK</b> — Serial clock input/output for USART3 in synchronous mode.
						I/O	<b>EMC_A9</b> — External memory address line 9.
						-	R — Function reserved.
						-	R — Function reserved.
						O	<b>T3_MAT3</b> — Match output 3 of timer 3.
						-	R — Function reserved.
P2_8	J16	C6	140	[2]	N; PU	I/O	<b>SGPIO15</b> — General purpose digital input/output pin. Boot pin (see <a href="#">Table 5</a> ).
						O	<b>CTOUT_0</b> — SCT output 0. Match output 0 of timer 0.
						I/O	<b>U3_DIR</b> — RS-485/EIA-485 output enable/direction control for USART3.
						I/O	<b>EMC_A8</b> — External memory address line 8.
						I/O	<b>GPIO5[7]</b> — General purpose digital input/output pin.
						-	R — Function reserved.
						-	R — Function reserved.
						-	R — Function reserved.

**Table 3.** Pin description ...continued

Pin name	LBGA256	TFBGA100	LQFP208		Reset state [1]	Type	Description
P6_11	H12	C9	143	[2]	N; PU	I/O	<b>GPIO3[7]</b> — General purpose digital input/output pin.
						-	R — Function reserved.
						-	R — Function reserved.
						O	<b>EMC_CKEOUT0</b> — SDRAM clock enable 0.
						-	R — Function reserved.
						O	<b>T2_MAT3</b> — Match output 3 of timer 2.
						-	R — Function reserved.
						-	R — Function reserved.
P6_12	G15	-	145	[2]	N; PU	I/O	<b>GPIO2[8]</b> — General purpose digital input/output pin.
						O	<b>CTOUT_7</b> — SCT output 7. Match output 3 of timer 1.
						-	R — Function reserved.
						O	<b>EMC_DQMOUT0</b> — Data mask 0 used with SDRAM and static devices.
						-	R — Function reserved.
						-	R — Function reserved.
						-	R — Function reserved.
						-	R — Function reserved.
P7_0	B16	-	158	[2]	N; PU	I/O	<b>GPIO3[8]</b> — General purpose digital input/output pin.
						O	<b>CTOUT_14</b> — SCT output 14. Match output 2 of timer 3.
						-	R — Function reserved.
						O	<b>LCD_LE</b> — Line end signal.
						-	R — Function reserved.
						-	R — Function reserved.
						I/O	<b>SGPIO4</b> — General purpose digital input/output pin.
						-	-
P7_1	C14	-	162	[2]	N; PU	I/O	<b>GPIO3[9]</b> — General purpose digital input/output pin.
						O	<b>CTOUT_15</b> — SCT output 15. Match output 3 of timer 3.
						I/O	<b>I2S0_TX_WS</b> — Transmit Word Select. It is driven by the master and received by the slave. Corresponds to the signal WS in the I <sup>2</sup> S-bus specification.
						O	<b>LCD_VD19</b> — LCD data.
						O	<b>LCD_VD7</b> — LCD data.
						-	R — Function reserved.
						O	<b>U2_TXD</b> — Transmitter output for USART2.
						I/O	<b>SGPIO5</b> — General purpose digital input/output pin.

**Table 3.** Pin description ...continued

Pin name	LQFP208	TFBGA100	LQFP208		Reset state [1]	Type	Description
P7_6	C7	-	194	[2]	N; PU	I/O	<b>GPIO3[14]</b> — General purpose digital input/output pin.
						O	<b>CTOUT_11</b> — SCT output 1. Match output 3 of timer 2.
						-	<b>R</b> — Function reserved.
						O	<b>LCD_LP</b> — Line synchronization pulse (STN). Horizontal synchronization pulse (TFT).
						-	<b>R</b> — Function reserved.
						O	<b>TRACEDATA[2]</b> — Trace data, bit 2.
						-	<b>R</b> — Function reserved.
						-	<b>R</b> — Function reserved.
P7_7	B6	-	201	[5]	N; PU	I/O	<b>GPIO3[15]</b> — General purpose digital input/output pin.
						O	<b>CTOUT_8</b> — SCT output 8. Match output 0 of timer 2.
						-	<b>R</b> — Function reserved.
						O	<b>LCD_PWR</b> — LCD panel power enable.
						-	<b>R</b> — Function reserved.
						O	<b>TRACEDATA[3]</b> — Trace data, bit 3.
						O	<b>ENET_MDC</b> — Ethernet MIIM clock.
						I/O	<b>SGPIO7</b> — General purpose digital input/output pin.
P8_0	E5	-	2	[3]	N; PU	I/O	<b>GPIO4[0]</b> — General purpose digital input/output pin.
						I	<b>USB0_PWR_FAULT</b> — Port power fault signal indicating overcurrent condition; this signal monitors over-current on the USB bus (external circuitry required to detect over-current condition).
						-	<b>R</b> — Function reserved.
						I	<b>MCI2</b> — Motor control PWM channel 2, input.
						I/O	<b>SGPIO8</b> — General purpose digital input/output pin.
						-	<b>R</b> — Function reserved.
						-	<b>R</b> — Function reserved.
						O	<b>T0_MAT0</b> — Match output 0 of timer 0.
P8_1	H5	-	34	[3]	N; PU	I/O	<b>GPIO4[1]</b> — General purpose digital input/output pin.
						O	<b>USB0_IND1</b> — USB0 port indicator LED control output 1.
						-	<b>R</b> — Function reserved.
						I	<b>MCI1</b> — Motor control PWM channel 1, input.
						I/O	<b>SGPIO9</b> — General purpose digital input/output pin.
						-	<b>R</b> — Function reserved.
						-	<b>R</b> — Function reserved.
						O	<b>T0_MAT1</b> — Match output 1 of timer 0.

**Table 3.** Pin description ...continued

Pin name	LBGA256	TFBGA100	LQFP208		Reset state [1]	Type	Description
P8_2	K4	-	36	[3]	N; PU	I/O	GPIO4[2] — General purpose digital input/output pin.
						O	USB0_IND0 — USB0 port indicator LED control output 0.
						-	R — Function reserved.
						I	MCI0 — Motor control PWM channel 0, input.
						I/O	SGPIO10 — General purpose digital input/output pin.
						-	R — Function reserved.
						-	R — Function reserved.
P8_3	J3	-	37	[2]	N; PU	I/O	GPIO4[3] — General purpose digital input/output pin.
						I/O	USB1_ULPI_D2 — ULPI link bidirectional data line 2.
						-	R — Function reserved.
						O	LCD_VD12 — LCD data.
						O	LCD_VD19 — LCD data.
						-	R — Function reserved.
						-	R — Function reserved.
P8_4	J2	-	39	[2]	N; PU	I/O	GPIO4[4] — General purpose digital input/output pin.
						I/O	USB1_ULPI_D1 — ULPI link bidirectional data line 1.
						-	R — Function reserved.
						O	LCD_VD7 — LCD data.
						O	LCD_VD16 — LCD data.
						-	R — Function reserved.
						-	R — Function reserved.
P8_5	J1	-	40	[2]	N; PU	I/O	GPIO4[5] — General purpose digital input/output pin.
						I/O	USB1_ULPI_D0 — ULPI link bidirectional data line 0.
						-	R — Function reserved.
						O	LCD_VD6 — LCD data.
						O	LCD_VD8 — LCD data.
						-	R — Function reserved.
						-	R — Function reserved.
						I	T0_CAP1 — Capture input 1 of timer 0.

**Table 3.** Pin description ...continued

Pin name	LBGA256	TFBGA100	LQFP208		Reset state [1]	Type	Description
P9_5	M9	-	98	[2]	N; PU	-	R — Function reserved.
						O	MCOA1 — Motor control PWM channel 1, output A.
						O	<b>USB1_PPWR</b> — VBUS drive signal (towards external charge pump or power management unit); indicates that VBUS must be driven (active high). Add a pull-down resistor to disable the power switch at reset. This signal has opposite polarity compared to the <b>USB_PPWR</b> used on other NXP LPC parts.
						-	R — Function reserved.
						I/O	<b>GPIO5[18]</b> — General purpose digital input/output pin.
						O	<b>ENET_TXD3</b> — Ethernet transmit data 3 (MII interface).
						I/O	<b>SGPIO3</b> — General purpose digital input/output pin.
						O	<b>U0_TXD</b> — Transmitter output for USART0.
P9_6	L11	-	103	[2]	N; PU	I/O	<b>GPIO4[11]</b> — General purpose digital input/output pin.
						O	MCOB1 — Motor control PWM channel 1, output B.
						I	<b>USB1_PWR_FAULT</b> — USB1 Port power fault signal indicating over-current condition; this signal monitors over-current on the USB1 bus (external circuitry required to detect over-current condition).
						-	R — Function reserved.
						-	R — Function reserved.
						I	<b>ENET_COL</b> — Ethernet Collision detect (MII interface).
						I/O	<b>SGPIO8</b> — General purpose digital input/output pin.
						I	<b>U0_RXD</b> — Receiver input for USART0.
PA_0	L12	-	126	[2]	N; PU	-	R — Function reserved.
						-	R — Function reserved.
						-	R — Function reserved.
						-	R — Function reserved.
						O	<b>I2S1_RX_MCLK</b> — I2S1 receive master clock.
						O	<b>CGU_OUT1</b> — CGU spare clock output 1.
						-	R — Function reserved.
PA_1	J14	-	134	[3]	N; PU	I/O	<b>GPIO4[8]</b> — General purpose digital input/output pin.
						I	<b>QE1_IDX</b> — Quadrature Encoder Interface INDEX input.
						-	R — Function reserved.
						O	<b>U2_TXD</b> — Transmitter output for USART2.
						-	R — Function reserved.
						-	R — Function reserved.
						-	R — Function reserved.

**Table 3.** Pin description ...continued

Pin name	LBGA256	TFBGA100	LQFP208		Reset state [1]	Type	Description
PE_2	M14	-	115	[2]	N; PU	I	<b>ADCTRIG0</b> — ADC trigger input 0.
						I	<b>CAN0_RD</b> — CAN receiver input.
						-	R — Function reserved.
						I/O	<b>EMC_A20</b> — External memory address line 20.
						I/O	<b>GPIO7[2]</b> — General purpose digital input/output pin.
						-	R — Function reserved.
						-	R — Function reserved.
						-	R — Function reserved.
PE_3	K12	-	118	[2]	N; PU	-	R — Function reserved.
						O	<b>CAN0_TD</b> — CAN transmitter output.
						I	<b>ADCTRIG1</b> — ADC trigger input 1.
						I/O	<b>EMC_A21</b> — External memory address line 21.
						I/O	<b>GPIO7[3]</b> — General purpose digital input/output pin.
						-	R — Function reserved.
						-	R — Function reserved.
						-	R — Function reserved.
PE_4	K13	-	120	[2]	N; PU	-	R — Function reserved.
						I	<b>NMI</b> — External interrupt input to NMI.
						-	R — Function reserved.
						I/O	<b>EMC_A22</b> — External memory address line 22.
						I/O	<b>GPIO7[4]</b> — General purpose digital input/output pin.
						-	R — Function reserved.
						-	R — Function reserved.
						-	R — Function reserved.
PE_5	N16	-	122	[2]	N; PU	-	R — Function reserved.
						O	<b>CTOUT_3</b> — SCT output 3. Match output 3 of timer 0.
						O	<b>U1_RTS</b> — Request to Send output for UART 1. Can also be configured to be an RS-485/EIA-485 output enable signal for UART 1.
						I/O	<b>EMC_D24</b> — External memory data line 24.
						I/O	<b>GPIO7[5]</b> — General purpose digital input/output pin.
						-	R — Function reserved.
						-	R — Function reserved.
						-	R — Function reserved.

**Table 3.** Pin description ...continued

Pin name	LBGA256	TFBGA100	LQFP208		Reset state [1]	Type	Description
PF_9	D6	-	203	[5]	N; PU	-	R — Function reserved.
						I/O	<b>U0_DIR</b> — RS-485/EIA-485 output enable/direction control for USART0.
						O	<b>CTOUT_1</b> — SCT output 1. Match output 3 of timer 3.
						-	R — Function reserved.
						I/O	<b>GPIO7[23]</b> — General purpose digital input/output pin.
						-	R — Function reserved.
						I/O	<b>SGPIO3</b> — General purpose digital input/output pin.
						-	R — Function reserved.
						AI	<b>ADC1_2</b> — ADC1 and ADC0, input channel 2. Configure the pin as GPIO input and use the ADC function select register in the SCU to select the ADC.
PF_10	A3	-	205	[5]	N; PU	-	R — Function reserved.
						O	<b>U0_TXD</b> — Transmitter output for USART0.
						-	R — Function reserved.
						-	R — Function reserved.
						I/O	<b>GPIO7[24]</b> — General purpose digital input/output pin.
						-	R — Function reserved.
						I	<b>SD_WP</b> — SD/MMC card write protect input.
						-	R — Function reserved.
						AI	<b>ADC0_5</b> — ADC0 and ADC1, input channel 5. Configure the pin as GPIO input and use the ADC function select register in the SCU to select the ADC.
PF_11	A2	-	207	[5]	N; PU	-	R — Function reserved.
						I	<b>U0_RXD</b> — Receiver input for USART0.
						-	R — Function reserved.
						-	R — Function reserved.
						I/O	<b>GPIO7[25]</b> — General purpose digital input/output pin.
						-	R — Function reserved.
						O	<b>SD_VOLT2</b> — SD/MMC bus voltage select output 2.
						-	R — Function reserved.
						AI	<b>ADC1_5</b> — ADC1 and ADC0, input channel 5. Configure the pin as GPIO input and use the ADC function select register in the SCU to select the ADC.

**Table 5. Boot mode when OPT BOOT\_SRC bits are zero**

<b>Boot mode</b>	<b>Pins</b>				<b>Description</b>
	<b>P2_9</b>	<b>P2_8</b>	<b>P1_2</b>	<b>P1_1</b>	
EMC 32-bit	LOW	HIGH	LOW	LOW	Boot from external static memory (such as NOR flash) using CS0 and a 32-bit data bus.
USB0	LOW	HIGH	LOW	HIGH	Boot from USB0
USB1	LOW	HIGH	HIGH	LOW	Boot from USB1.
SPI (SSP)	LOW	HIGH	HIGH	HIGH	Boot from SPI flash connected to the SSP0 interface on P3_3 (function SSP0_SCK), P3_6 (function SSP0_SSEL), P3_7 (function SSP0_MISO), and P3_8 (function SSP0_MOSI) <sup>[1]</sup> .
USART3	HIGH	LOW	LOW	LOW	Enter ISP mode using USART3 pins P2_3 and P2_4.

[1] The boot loader programs the appropriate pin function at reset to boot using either SSP0 or SPIFI.

**Remark:** Pin functions for SPIFI and SSP0 boot are different.

## 7.14 Memory mapping

The memory map shown in [Figure 6](#) and [Figure 7](#) is global to both the Cortex-M4 and the Cortex-M0 processors and all SRAM, flash, and EEPROM memory is shared between both processors. Each processor uses its own ARM private bus memory map for the NVIC and other system functions.

- Supports both full-duplex and half-duplex operation
  - Supports CSMA/CD Protocol for half-duplex operation.
  - Supports IEEE 802.3x flow control for full-duplex operation.
  - Optional forwarding of received pause control frames to the user application in full-duplex operation.
  - Back-pressure support for half-duplex operation.
  - Automatic transmission of zero-quanta pause frame on deassertion of flow control input in full-duplex operation.
- Supports IEEE1588 time stamping and IEEE 1588 advanced time stamping (IEEE 1588-2008 v2).

## 7.19 Digital serial peripherals

### 7.19.1 UART1

**Remark:** The LPC436x contain one UART with standard transmit and receive data lines.

UART1 also provides a full modem control handshake interface and support for RS-485/9-bit mode allowing both software address detection and automatic address detection using 9-bit mode.

UART1 includes a fractional baud rate generator. Standard baud rates such as 115200 Bd can be achieved with any crystal frequency above 2 MHz.

#### 7.19.1.1 Features

- Maximum UART data bit rate of 8 MBit/s.
- 16 B Receive and Transmit FIFOs.
- Register locations conform to 16C550 industry standard.
- Receiver FIFO trigger points at 1 B, 4 B, 8 B, and 14 B.
- Built-in fractional baud rate generator covering wide range of baud rates without a need for external crystals of particular values.
- Auto baud capabilities and FIFO control mechanism that enables software flow control implementation.
- Equipped with standard modem interface signals. This module also provides full support for hardware flow control.
- Support for RS-485/9-bit/EIA-485 mode (UART1).
- DMA support.

### 7.19.2 USART0/2/3

**Remark:** The LPC436x contain three USARTs. In addition to standard transmit and receive data lines, the USARTs support a synchronous mode.

The USARTs include a fractional baud rate generator. Standard baud rates such as 115200 Bd can be achieved with any crystal frequency above 2 MHz.

#### 7.19.2.1 Features

- Maximum UART data bit rate of 8 MBit/s.

## 8. Limiting values

**Table 7. Limiting values**In accordance with the Absolute Maximum Rating System (IEC 60134).<sup>[1]</sup>

Symbol	Parameter	Conditions		Min	Max	Unit
$V_{DD(REG)(3V3)}$	regulator supply voltage (3.3 V)	on pin VDDREG		-0.5	3.6	V
$V_{DD(IO)}$	input/output supply voltage	on pin VDDIO		-0.5	3.6	V
$V_{DDA(3V3)}$	analog supply voltage (3.3 V)	on pin VDDA		-0.5	3.6	V
$V_{BAT}$	battery supply voltage	on pin VBAT		-0.5	3.6	V
$V_{prog(pf)}$	polyfuse programming voltage	on pin VPP		-0.5	3.6	V
$V_I$	input voltage	when $V_{DD(IO)} \geq 2.4$ V 5 V tolerant digital I/O pins	[2]	-0.5	5.5	V
		ADC/DAC pins and digital I/O pins configured for an analog function		-0.5	$V_{DDA(3V3)}$	V
		USB0 pins USB0_DP; USB0_DM;USB0_VBUS		-0.3	5.25	V
		USB0 pins USB0_ID; USB0_RREF		-0.3	3.6	V
		USB1 pins USB1_DP and USB1_DM		-0.3	5.25	V
$I_{DD}$	supply current	per supply pin		-	100	mA
$I_{SS}$	ground current	per ground pin		-	100	mA
$I_{latch}$	I/O latch-up current	$-(0.5V_{DD(IO)}) < V_I < (1.5V_{DD(IO)})$ ; $T_j < 125$ °C		-	100	mA
$T_{stg}$	storage temperature		[3]	-65	+150	°C
$P_{tot(pack)}$	total power dissipation (per package)	based on package heat transfer, not device power consumption		-	1.5	W
$V_{ESD}$	electrostatic discharge voltage	human body model; all pins	[4]	-	2000	V

[1] The following applies to the limiting values:

- a) Absolute maximum ratings state the extreme limits that the product can withstand without leading to irrecoverable failure. Failure includes the loss of reliability and shorter lifetime of the device. Conditions for functional operation of the part are shown in Table 11 "Static characteristics".
- b) This product includes circuitry designed for the protection of its internal devices from the damaging effects of excessive static charge. Nonetheless, it is suggested that conventional precautions be taken to avoid applying greater than the rated maximum.
- c) Parameters are valid over operating temperature range unless otherwise specified. All voltages are with respect to  $V_{SS}$  unless otherwise noted.

[2] Including voltage on outputs in 3-state mode.

[3] Dependent on package type.

[4] Human body model: equivalent to discharging a 100 pF capacitor through a 1.5 kΩ series resistor.

## 10. Static characteristics

**Table 11. Static characteristics** $T_{amb} = -40^{\circ}\text{C}$  to  $+105^{\circ}\text{C}$ , unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ <sup>[1]</sup>	Max	Unit
<b>Supply pins</b>						
$V_{DD(\text{IO})}$	input/output supply voltage		[17]	2.4	-	3.6 V
$V_{DD(\text{REG})(3V3)}$	regulator supply voltage (3.3 V)		[2]	2.4	-	3.6 V
$V_{DDA(3V3)}$	analog supply voltage (3.3 V)	on pin VDDA		2.4	-	3.6 V
		on pins USB0_VDDA3V3_DRIVER and USB0_VDDA3V3		3.0	3.3	3.6 V
$V_{BAT}$	battery supply voltage		[2]	2.4	-	3.6 V
$V_{\text{prog(pf)}}$	polyfuse programming voltage	on pin VPP (for OTP)	[3]	2.7	-	3.6 V
$I_{\text{prog(pf)}}$	polyfuse programming current	on pin VPP; OTP programming time $\leq$ 1.6 ms		-	-	30 mA
$I_{DD(\text{REG})(3V3)}$	regulator supply current (3.3 V)	Active mode; ARM Cortex-M0 core in reset; code <pre>while(1){}</pre> executed from RAM; all peripherals disabled; PLL1 enabled				
		CCLK = 12 MHz	[4]	-	10	- mA
		CCLK = 60 MHz	[4]		28	- mA
		CCLK = 120 MHz	[4]	-	51	- mA
		CCLK = 180 MHz	[4]	-	74	- mA
		CCLK = 204 MHz	[4]	-	83	- mA
$I_{DD(\text{REG})(3V3)}$	regulator supply current (3.3 V)	after WFE/WFI instruction executed from RAM; all peripherals disabled; ARM Cortex-M0 core in reset				
		sleep mode	[4][5]	-	8.8	- mA
		deep-sleep mode	[4]	-	145	- $\mu\text{A}$
		power-down mode	[4]	-	23	- $\mu\text{A}$
		deep power-down mode	[4][6]	-	0.05	- $\mu\text{A}$
		deep power-down mode; VBAT floating	[4]	-	3.0	- $\mu\text{A}$
$I_{BAT}$	battery supply current	$V_{BAT} = 3.0 \text{ V}$ ; $V_{DD(\text{REG})(3V3)} = 3.3 \text{ V}$	[7]	-	0.1	nA

## 10.4 BOD and band gap static characteristics

**Table 13. BOD static characteristics<sup>[1]</sup>** $T_{amb} = 25 \text{ }^{\circ}\text{C}$ ; simulated values for nominal processing.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$V_{th}$	threshold voltage	interrupt level 2				
		assertion	-	2.95	-	V
		de-assertion	-	3.03	-	V
		interrupt level 3				
		assertion	-	3.05	-	V
		de-assertion	-	3.13	-	V
		reset level 2				
		assertion	-	2.1	-	V
		de-assertion	-	2.18	-	V
		reset level 3				
		assertion	-	2.2	-	V
		de-assertion	-	2.28	-	V

[1] Interrupt and reset levels are selected by writing to the BODLV1/2 bits in the control register CREGE0, see the *LPC43xx user manual*.

**Table 14. Band gap characteristics** $V_{DDA(3V3)}$  over specified ranges;  $T_{amb} = -40 \text{ }^{\circ}\text{C}$  to  $+105 \text{ }^{\circ}\text{C}$ ; unless otherwise specified

Symbol	Parameter	Min	Typ	Max	Unit
$V_{ref(bg)}$	band gap reference voltage	[1] 0.707	0.745	0.783	mV

[1] Based on characterization, not tested in production.

## 11.2 Wake-up times

**Table 17. Dynamic characteristic: Wake-up from Deep-sleep, Power-down, and Deep power-down modes**

$T_{amb} = -40^{\circ}\text{C}$  to  $+105^{\circ}\text{C}$

Symbol	Parameter	Conditions	Min	Typ <sup>[1]</sup>	Max	Unit
$t_{wake}$	wake-up time	from Sleep mode	[2]	$3 \times T_{cy(\text{clk})}$	$5 \times T_{cy(\text{clk})}$	- ns
		from Deep-sleep and Power-down mode	12	51	-	$\mu\text{s}$
		from Deep power-down mode	-	200	-	$\mu\text{s}$
		after reset	-	200	-	$\mu\text{s}$

[1] Typical ratings are not guaranteed. The values listed are at room temperature ( $25^{\circ}\text{C}$ ), nominal supply voltages.

[2]  $T_{cy(\text{clk})} = 1/\text{CCLK}$  with CCLK = CPU clock frequency.

## 11.3 External clock for oscillator in slave mode


**Remark:** The input voltage on the XTAL1/2 pins must be  $\leq 1.2\text{ V}$  (see Table 11). For connecting the oscillator to the XTAL pins, also see [Section 13.2](#) and [Section 13.4](#).

**Table 18. Dynamic characteristic: external clock**

$T_{amb} = -40^{\circ}\text{C}$  to  $+105^{\circ}\text{C}$ ;  $V_{DD(\text{IO})}$  over specified ranges.<sup>[1]</sup>

Symbol	Parameter	Conditions	Min	Max	Unit
$f_{osc}$	oscillator frequency		1	25	MHz
$T_{cy(\text{clk})}$	clock cycle time		40	1000	ns
$t_{CHCX}$	clock HIGH time		$T_{cy(\text{clk})} \times 0.4$	$T_{cy(\text{clk})} \times 0.6$	ns
$t_{CLCX}$	clock LOW time		$T_{cy(\text{clk})} \times 0.4$	$T_{cy(\text{clk})} \times 0.6$	ns

[1] Parameters are valid over operating temperature range unless otherwise specified.



002aag698

**Fig 25. External clock timing (with an amplitude of at least  $V_{i(\text{RMS})} = 200\text{ mV}$ )**

## 11.4 Crystal oscillator

**Table 19. Dynamic characteristic: oscillator** $T_{amb} = -40^{\circ}\text{C}$  to  $+105^{\circ}\text{C}$ ;  $V_{DD(\text{IO})}$  over specified ranges;  $2.4\text{ V} \leq V_{DD(\text{REG})(3V3)} \leq 3.6\text{ V}$ <sup>[1]</sup>

Symbol	Parameter	Conditions		Min	Typ <sup>[2]</sup>	Max	Unit
<b>Low-frequency mode (1-20 MHz)<sup>[5]</sup></b>							
t <sub>jit(per)</sub>	period jitter time	5 MHz crystal	[3][4]	-	13.2	-	ps
		10 MHz crystal		-	6.6	-	ps
		15 MHz crystal		-	4.8	-	ps
<b>High-frequency mode (20 - 25 MHz)<sup>[6]</sup></b>							
t <sub>jit(per)</sub>	period jitter time	20 MHz crystal	[3][4]	-	4.3	-	ps
		25 MHz crystal		-	3.7	-	ps

[1] Parameters are valid over operating temperature range unless otherwise specified.

[2] Typical ratings are not guaranteed. The values listed are at room temperature ( $25^{\circ}\text{C}$ ), nominal supply voltages.

[3] Indicates RMS period jitter.

[4] PLL-induced jitter is not included.

[5] Select HF = 0 in the XTAL\_OSC\_CTRL register.

[6] Select HF = 1 in the XTAL\_OSC\_CTRL register.

## 11.5 IRC oscillator

**Table 20. Dynamic characteristic: IRC oscillator** $2.4\text{ V} \leq V_{DD(\text{REG})(3V3)} \leq 3.6\text{ V}$ 

Symbol	Parameter	Conditions	Min	Typ <sup>[1]</sup>	Max	Unit
f <sub>osc(RC)</sub>	internal RC oscillator frequency	$-40^{\circ}\text{C} \leq T_{amb} < 0^{\circ}\text{C}$	12.0 - 3 %	12.0	12.0 + 3 %	MHz
		$0^{\circ}\text{C} \leq T_{amb} \leq 85^{\circ}\text{C}$	12.0 - 1.5 %	12.0	12.0 + 1.5 %	MHz
		$85^{\circ}\text{C} < T_{amb} < 105^{\circ}\text{C}$	12.0 - 3 %	12.0	12.0 + 3 %	MHz

[1] Typical ratings are not guaranteed. The values listed are at room temperature ( $25^{\circ}\text{C}$ ), nominal supply voltages.

## 11.6 RTC oscillator

See [Section 13.3](#) for connecting the RTC oscillator to an external clock source.**Table 21. Dynamic characteristic: RTC oscillator** $T_{amb} = -40^{\circ}\text{C}$  to  $+105^{\circ}\text{C}$ ;  $2.4\text{ V} \leq V_{DD(\text{REG})(3V3)} \leq 3.6\text{ V}$  or  $2.4\text{ V} \leq V_{BAT} \leq 3.6\text{ V}$ <sup>[1]</sup>

Symbol	Parameter	Conditions	Min	Typ <sup>[1]</sup>	Max	Unit
f <sub>i</sub>	input frequency	-	-	32.768	-	kHz
I <sub>CC(osc)</sub>	oscillator supply current			280	800	nA

[1] Parameters are valid over operating temperature range unless otherwise specified.

[2] Typical ratings are not guaranteed. The values listed are at room temperature ( $25^{\circ}\text{C}$ ), nominal supply voltages.

## 11.7 GPCLKIN

**Table 22. Dynamic characteristic: GPCLKIN** $T_{amb} = 25^\circ\text{C}$ ;  $2.4 \text{ V} \leq V_{DD(\text{REG})}(3\text{V3}) \leq 3.6 \text{ V}$ 

Symbol	Parameter	Min	Typ	Max	Unit
GP_CLKIN	input frequency	-	-	25	MHz

## 11.8 I/O pins

**Table 23. Dynamic characteristic: I/O pins<sup>[1]</sup>** $T_{amb} = -40^\circ\text{C}$  to  $+85^\circ\text{C}$ ;  $2.7 \text{ V} \leq V_{DD(\text{IO})} \leq 3.6 \text{ V}$ .

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
<b>Standard I/O pins - normal drive strength</b>						
$t_r$	rise time	pin configured as output; EHS = 1	[2][3]	1.0	-	2.5 ns
$t_f$	fall time	pin configured as output; EHS = 1	[2][3]	0.9	-	2.5 ns
$t_r$	rise time	pin configured as output; EHS = 0	[2][3]	1.9	-	4.3 ns
$t_f$	fall time	pin configured as output; EHS = 0	[2][3]	1.9	-	4.0 ns
$t_r$	rise time	pin configured as input	[4]	0.3	-	1.3 ns
$t_f$	fall time	pin configured as input	[4]	0.2	-	1.2 ns
<b>I/O pins - high drive strength</b>						
$t_r$	rise time	pin configured as output; standard drive mode (EHD = 0x0)	[2][5]	4.3	-	7.9 ns
$t_f$	fall time	pin configured as output; standard drive mode (EHD = 0x0)	[2][5]	4.7	-	8.7 ns
$t_r$	rise time	pin configured as output; medium drive mode (EHD = 0x1)	[2][5]	3.2	-	5.7 ns
$t_f$	fall time	pin configured as output; medium drive mode (EHD = 0x1)	[2][5]	3.2	-	5.5 ns
$t_r$	rise time	pin configured as output; high drive mode (EHD = 0x2)	[2][5]	2.9	-	4.9 ns
$t_f$	fall time	pin configured as output; high drive mode (EHD = 0x2)	[2][5]	2.5	-	3.9 ns
$t_r$	rise time	pin configured as output; ultra-high drive mode (EHD = 0x3)	[2][5]	2.8	-	4.7 ns
$t_f$	fall time	pin configured as output; ultra-high drive mode (EHD = 0x3)	[2][5]	2.4	-	3.4 ns
$t_r$	rise time	pin configured as input	[4]	0.3	-	1.3 ns
$t_f$	fall time	pin configured as input	[4]	0.2	-	1.2 ns
<b>I/O pins - high-speed</b>						
$t_r$	rise time	pin configured as output; EHS = 1	[2][3]	350	-	670 ps
$t_f$	fall time	pin configured as output; EHS = 1	[2][3]	450	-	730 ps
$t_r$	rise time	pin configured as output; EHS = 0	[2][3]	1.0	-	1.9 ns
$t_f$	fall time	pin configured as output; EHS = 0	[2][3]	1.0	-	2.0 ns
$t_r$	rise time	pin configured as input	[4]	0.3	-	1.3 ns
$t_f$	fall time	pin configured as input	[4]	0.2	-	1.2 ns

[1] Simulated data.

- [9] A Fast-mode I<sup>2</sup>C-bus device can be used in a Standard-mode I<sup>2</sup>C-bus system but the requirement  $t_{SU;DAT} = 250$  ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line  $t_{r(max)} + t_{SU;DAT} = 1000 + 250 = 1250$  ns (according to the Standard-mode I<sup>2</sup>C-bus specification) before the SCL line is released. Also the acknowledge timing must meet this set-up time.




Fig 26. I<sup>2</sup>C-bus pins clock timing


## 11.10 I<sup>2</sup>S-bus interface

Table 25. Dynamic characteristics: I<sup>2</sup>S-bus interface pins

$T_{amb} = -40^{\circ}\text{C}$  to  $105^{\circ}\text{C}$ ;  $2.4\text{ V} \leq V_{DD(REG)(3V3)} \leq 3.6\text{ V}$ ;  $2.7\text{ V} \leq V_{DD(IO)} \leq 3.6\text{ V}$ ;  $C_L = 20\text{ pF}$ . Conditions and data refer to I<sup>2</sup>S0 and I<sup>2</sup>S1 pins. Simulated values.

Symbol	Parameter	Conditions		Min	Typ	Max	Unit
<b>common to input and output</b>							
$t_r$	rise time			-	4	-	ns
$t_f$	fall time			-	4	-	ns
$t_{WH}$	pulse width HIGH	on pins I <sup>2</sup> Sx_TX_SCK and I <sup>2</sup> Sx_RX_SCK		36	-	-	ns
$t_{WL}$	pulse width LOW	on pins I <sup>2</sup> Sx_TX_SCK and I <sup>2</sup> Sx_RX_SCK		36	-	-	ns
<b>output</b>							
$t_{V(Q)}$	data output valid time	on pin I <sup>2</sup> Sx_TX_SDA	[1]	-	4.4	-	ns
		on pin I <sup>2</sup> Sx_TX_WS		-	4.3	-	ns
<b>input</b>							
$t_{su(D)}$	data input set-up time	on pin I <sup>2</sup> Sx_RX_SDA	[1]	-	0	-	ns
		on pin I <sup>2</sup> Sx_RX_WS			0.20		ns
$t_{h(D)}$	data input hold time	on pin I <sup>2</sup> Sx_RX_SDA	[1]	-	3.7	-	ns
		on pin I <sup>2</sup> Sx_RX_WS		-	3.9	-	ns

- [1] Clock to the I<sup>2</sup>S-bus interface BASE\_APB1\_CLK = 150 MHz; peripheral clock to the I<sup>2</sup>S-bus interface PCLK = BASE\_APB1\_CLK / 12. I<sup>2</sup>S clock cycle time  $T_{cy(clk)} = 79.2$  ns, corresponds to the SCK signal in the I<sup>2</sup>S-bus specification.




**Table 36. Dynamic characteristics: Ethernet**

$T_{amb} = -40^{\circ}\text{C}$  to  $105^{\circ}\text{C}$ ,  $2.4\text{ V} \leq V_{DD(\text{REG})(3V3)} \leq 3.6\text{ V}$ ;  $2.7\text{ V} \leq V_{DD(\text{IO})} \leq 3.6\text{ V}$ . Values guaranteed by design.

Symbol	Parameter	Conditions	[1]	Min	Max	Unit
<b>RMII mode</b>						
f <sub>clk</sub>	clock frequency	for ENET_RX_CLK	[1]	-	50	MHz
δ <sub>clk</sub>	clock duty cycle		[1]	50	50	%
t <sub>su</sub>	set-up time	for ENET_RXDn, ENET_TX_EN, ENET_RXDn, ENET_RX_ER, ENET_RX_DV	[1][2]	4	-	ns
t <sub>h</sub>	hold time	for ENET_RXDn, ENET_TX_EN, ENET_RXDn, ENET_RX_ER, ENET_RX_DV	[1][2]	2	-	ns
<b>MII mode</b>						
f <sub>clk</sub>	clock frequency	for ENET_TX_CLK	[1]	-	25	MHz
δ <sub>clk</sub>	clock duty cycle		[1]	50	50	%
t <sub>su</sub>	set-up time	for ENET_RXDn, ENET_TX_EN, ENET_TX_ER	[1][2]	4	-	ns
t <sub>h</sub>	hold time	for ENET_RXDn, ENET_TX_EN, ENET_TX_ER	[1][2]	2	-	ns
f <sub>clk</sub>	clock frequency	for ENET_RX_CLK	[1]	-	25	MHz
δ <sub>clk</sub>	clock duty cycle		[1]	50	50	%
t <sub>su</sub>	set-up time	for ENET_RXDn, ENET_RX_ER, ENET_RX_DV	[1][2]	4	-	ns
t <sub>h</sub>	hold time	for ENET_RXDn, ENET_RX_ER, ENET_RX_DV	[1][2]	2	-	ns

[1] Output drivers can drive a load  $\geq 25\text{ pF}$  accommodating over 12 inch of PCB trace and the input capacitance of the receiving device.

[2] Timing values are given from the point at which the clock signal waveform crosses 1.4 V to the valid input or output level.

**Fig 38. Ethernet timing**

002aag210


## 11.20 SD/MMC

**Table 37. Dynamic characteristics: SD/MMC**

$T_{amb} = -40^{\circ}\text{C}$  to  $+105^{\circ}\text{C}$ ;  $2.4\text{ V} \leq V_{DD(REG)(3V3)} \leq 3.6\text{ V}$ ;  $2.7\text{ V} \leq V_{DD(IO)} \leq 3.6\text{ V}$ ;  $C_L = 20\text{ pF}$ .

SAMPLE\_DELAY = 0x9, DRV\_DELAY = 0x6 in the SDDELAY register, sampled at 90 % and 10 % of the signal level, EHS = 1 for SD\_CLK pin, EHS = 0 for SD\_DATn and SD\_CMD pins. Simulated values.

Symbol	Parameter	Conditions	Min	Max	Unit
$f_{clk}$	clock frequency	on pin SD_CLK; data transfer mode	-	52	MHz
$t_{su(D)}$	data input set-up time	on pins SD_DATn as inputs	5.2	-	ns
		on pins SD_CMD as inputs	7	-	ns
$t_{h(D)}$	data input hold time	on pins SD_DATn as inputs	0.2	-	ns
		on pins SD_CMD as inputs	-1	-	ns
$t_{d(QV)}$	data output valid delay time	on pins SD_DATn as outputs	-	15.7	ns
		on pins SD_CMD as outputs	-	15.9	ns
$t_{h(Q)}$	data output hold time	on pins SD_DATn as outputs	3.5	-	ns
		on pins SD_CMD as outputs	3.5	-	ns




**Fig 39. SD/MMC timing**

## 11.21 LCD

**Table 38. Dynamic characteristics: LCD**

$T_{amb} = -40^{\circ}\text{C}$  to  $105^{\circ}\text{C}$ ;  $2.4\text{ V} \leq V_{DD(REG)(3V3)} \leq 3.6\text{ V}$ ;  $2.7\text{ V} \leq V_{DD(IO)} \leq 3.6\text{ V}$ ;  $C_L = 20\text{ pF}$ . Simulated values.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$f_{clk}$	clock frequency	on pin LCD_DCLK	-	50	-	MHz
$t_{d(QV)}$	data output valid delay time		-	-	17	ns
$t_{h(Q)}$	data output hold time		8.5	-	-	ns

**Fig 55. Reflow soldering of the TFBGA100 package**