



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	ARM® Cortex®-M0+
Core Size	32-Bit Single-Core
Speed	32MHz
Connectivity	I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number of I/O	38
Program Memory Size	16KB (16K × 8)
Program Memory Type	FLASH
EEPROM Size	1K x 8
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 10x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	48-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm32l031c4t6

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

3.5 Clock management

The clock controller distributes the clocks coming from different oscillators to the core and the peripherals. It also manages clock gating for low-power modes and ensures clock robustness. It features:

Clock prescaler

To get the best trade-off between speed and current consumption, the clock frequency to the CPU and peripherals can be adjusted by a programmable prescaler.

• Safe clock switching

Clock sources can be changed safely on the fly in Run mode through a configuration register.

Clock management

To reduce power consumption, the clock controller can stop the clock to the core, individual peripherals or memory.

• System clock source

Three different clock sources can be used to drive the master clock SYSCLK:

- 1-25 MHz high-speed external (HSE), that can supply a PLL
- 16 MHz high-speed internal RC oscillator (HSI), trimmable by software, that can supply a PLL
- Multispeed internal RC oscillator (MSI), trimmable by software, able to generate 7 frequencies (65 kHz, 131 kHz, 262 kHz, 524 kHz, 1.05 MHz, 2.1 MHz, 4.2 MHz). When a 32.768 kHz clock source is available in the system (LSE), the MSI frequency can be trimmed by software down to a ±0.5% accuracy.

• Auxiliary clock source

Two ultra-low-power clock sources that can be used to drive the real-time clock:

- 32.768 kHz low-speed external crystal (LSE)
- 37 kHz low-speed internal RC (LSI), also used to drive the independent watchdog. The LSI clock can be measured using the high-speed internal RC oscillator for greater precision.

• RTC clock sources

The LSI, LSE or HSE sources can be chosen to clock the RTC, whatever the system clock.

• Startup clock

After reset, the microcontroller restarts by default with an internal 2 MHz clock (MSI). The prescaler ratio and clock source can be changed by the application program as soon as the code execution starts.

• Clock security system (CSS)

This feature can be enabled by software. If an HSE clock failure occurs, the master clock is automatically switched to HSI and a software interrupt is generated if enabled. Another clock security system can be enabled, in case of failure of the LSE it provides an interrupt or wakeup event which is generated if enabled.

Clock-out capability (MCO: microcontroller clock output)

It outputs one of the internal clocks for external use by the application.

Several prescalers allow the configuration of the AHB frequency, each APB (APB1 and APB2) domains. The maximum frequency of the AHB and the APB domains is 32 MHz. See *Figure 2* for details on the clock tree.



DocID027063 Rev 4

The ADC can be served by the DMA controller. It can operate from a supply voltage down to 1.65 V.

The ADC features a hardware oversampler up to 256 samples, this improves the resolution to 16 bits (see AN2668).

An analog watchdog feature allows very precise monitoring of the converted voltage of one, some or all scanned channels. An interrupt is generated when the converted voltage is outside the programmed thresholds.

The events generated by the general-purpose timers (TIMx) can be internally connected to the ADC start triggers, to allow the application to synchronize A/D conversions and timers.

3.11 Temperature sensor

The temperature sensor (T_{SENSE}) generates a voltage V_{SENSE} that varies linearly with temperature.

The temperature sensor is internally connected to the ADC_IN18 input channel which is used to convert the sensor output voltage into a digital value.

The sensor provides good linearity but it has to be calibrated to obtain good overall accuracy of the temperature measurement. As the offset of the temperature sensor varies from chip to chip due to process variation, the uncalibrated internal temperature sensor is suitable for applications that detect temperature changes only.

To improve the accuracy of the temperature sensor measurement, each device is individually factory-calibrated by ST. The temperature sensor factory calibration data are stored by ST in the system memory area, accessible in read-only mode.

Calibration value name Description		Memory address
TSENSE_CAL1	TS ADC raw data acquired at temperature of 30 °C, V _{DDA} = 3 V	0x1FF8 007A - 0x1FF8 007B
TSENSE_CAL2	TS ADC raw data acquired at temperature of 130 °C, V _{DDA} = 3 V	0x1FF8 007E - 0x1FF8 007F

Table 7. Temperature sensor calibration values

3.11.1 Internal voltage reference (V_{REFINT})

The internal voltage reference (V_{REFINT}) provides a stable (bandgap) voltage output for the ADC and Comparators. V_{REFINT} is internally connected to the ADC_IN17 input channel. It enables accurate monitoring of the V_{DD} value (since no external voltage, V_{REF+} , is available for ADC). The precise voltage of V_{REFINT} is individually measured for each part by ST during production test and stored in the system memory area. It is accessible in read-only mode.

Table 8. Internal voltage reference measured values

Calibration value name	Description	Memory address
VREFINT_CAL	Raw data acquired at temperature of 25 °C V _{DDA} = 3 V	0x1FF8 0078 - 0x1FF8 0079



3.14.4 Independent watchdog (IWDG)

The independent watchdog is based on a 12-bit downcounter and 8-bit prescaler. It is clocked from an independent 37 kHz internal RC and, as it operates independently of the main clock, it can operate in Stop and Standby modes. It can be used either as a watchdog to reset the device when a problem occurs, or as a free-running timer for application timeout management. It is hardware- or software-configurable through the option bytes. The counter can be frozen in debug mode.

3.14.5 Window watchdog (WWDG)

The window watchdog is based on a 7-bit downcounter that can be set as free-running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the main clock. It has an early warning interrupt capability and the counter can be frozen in debug mode.

3.15 Communication interfaces

3.15.1 I²C bus

One I²C interface (I2C1) can operate in multimaster or slave modes. The I²C interface can support Standard mode (Sm, up to 100 kbit/s), Fast mode (Fm, up to 400 kbit/s) and Fast Mode Plus (Fm+, up to 1 Mbit/s) with 20 mA output drive on some I/Os.

The I²C interface supports 7-bit and 10-bit addressing modes, multiple 7-bit slave addresses (2 addresses, 1 with configurable mask). They also include programmable analog and digital noise filters.

	Analog filter	Digital filter
Pulse width of suppressed spikes	≥ 50 ns	Programmable length from 1 to 15 I2C peripheral clocks
Benefits	Available in Stop mode	 Extra filtering capability vs. standard requirements. Stable length
Drawbacks	Variations depending on temperature, voltage, process	Wakeup from Stop on address match is not available when digital filter is enabled.

Table 10.	Comparison	of I2C analog	and digital filters
	Companison		and digital inters

In addition, I2C1 provides hardware support for SMBus 2.0 and PMBus 1.1: ARP capability, Host notify protocol, hardware CRC (PEC) generation/verification, timeouts verifications and ALERT protocol management. I2C1 also has a clock domain independent from the CPU clock, allowing the I2C1 to wake up the MCU from Stop mode on address match.

The I2C interface can be served by the DMA controller.

Refer to *Table 11* for the supported modes and features of I2C interface.




the software during runtime, to be compared with a reference signature generated at linktime and stored at a given memory location.

3.17 Serial wire debug port (SW-DP)


An ARM SW-DP interface is provided to allow a serial wire debugging tool to be connected to the MCU.




4 Pin descriptions



1. The above figure shows the package bump view.






1. The above figure shows the package top view.

DocID027063 Rev 4





1. The above figure shows the package top view.





Figure 6. STM32L031x4/6 UFQFPN28 pinout

1. The above figure shows the package top view.

2. This pinout applies to all part numbers except for STM32L031GxUxS .





1. The above figure shows the package top view.

Tab	le 14. Legend/abbrevi	ations used in the pinout table

Nar	ne	Abbreviation	Abbreviation Definition				
Pin na	ame		nless otherwise specified in brackets below the pin name, the pin function during nd after reset is the same as the actual pin name				
		S	Supply pin				
Pin t	уре	I	Input only pin				
		I/O	Input / output pin				
		FT	5 V tolerant I/O				
		FTf	5 V tolerant I/O, FM+ capable				
I/O stru	icture	тс	Standard 3.3V I/O				
		В	Dedicated BOOT0 pin				
		RST	Bidirectional reset pin with embedded weak pull-up resistor				
Not	es	Unless otherwise specifie after reset.	ed by a note, all I/Os are set as floating inputs during and				
Pin functions	Alternate functions	Functions selected throug	gh GPIOx_AFR registers				
	Additional functions	Functions directly selecte	ed/enabled through peripheral registers				



6.2 Absolute maximum ratings

Stresses above the absolute maximum ratings listed in *Table 17: Voltage characteristics*, *Table 18: Current characteristics*, and *Table 19: Thermal characteristics* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Symbol	Ratings	Min	Мах	Unit
V _{DD} -V _{SS} External main supply voltage (including V _{DDA} , V _{DD}) ⁽¹⁾		-0.3	4.0	
	Input voltage on FT and FTf pins	$V_{SS} - 0.3$	V _{DD} +4.0	
V _{IN} ⁽²⁾	Input voltage on TC pins	$V_{SS} - 0.3$	4.0	V
	Input voltage on BOOT0	V _{SS}	$V_{DD} + 4.0$	
	Input voltage on any other pin	$V_{SS} - 0.3$	4.0	
$ \Delta V_{DD} $	Variations between different V _{DDx} power pins -		50	
Variations between any V _{DDx} and V _{DDA} power pins ⁽³⁾		-	300	mV
$ \Delta V_{SS} $	$ \Delta V_{SS} $ Variations between all different ground pins		50	
V _{ESD(HBM)}	Electrostatic discharge voltage (human body model)	see Sect	ion 6.3.11	

Table 17	. Voltage	characteristics
----------	-----------	-----------------

1. All main power (V_{DD}, V_{DDA}) and ground (V_{SS}, V_{SSA}) pins must always be connected to the external power supply, in the permitted range.

2. V_{IN} maximum must always be respected. Refer to *Table 18* for maximum allowed injected current values.

3. It is recommended to power V_{DD} and V_{DDA} from the same source. A maximum difference of 300 mV between V_{DD} and V_{DDA} can be tolerated during power-up and device operation.



Symbol	Parameter	Conc	litions	f _{HCLK}	Тур	Max ⁽¹⁾	Unit
			Range 3,	1 MHz	115	170	μΑ
			V _{CORE} =1.2 V,	2 MHz	210	250	
			VOS[1:0]=11	4 MHz	385	420	
		f _{HSE} = f _{HCLK} up to 16 MHz. included	Range 2,	4 MHz	0.48	0.6	
		$f_{HSE} = f_{HCLK}/2$ above	V _{CORE} =1.5 ,V,	8 MHz	0.935	1.1	
		16 MHz (PLL ON) ⁽²⁾	VOS[1:0]=10	16 MHz	1.8	2	mA
	Supply current in		Range 1, V _{CORE} =1.8 V, VOS[1:0]=01	8 MHz	1.1	1.3	
I _{DD} (Run	Run mode, code			16 MHz	2.1	2.3	
from RAM)	executed from RAM, Flash			32 MHz	4.5	4.7	
	switched OFF	MSI clock	Range 3, V _{CORE} =1.2 V, VOS[1:0]=11	65 kHz	22	52	
				524 kHz	70.5	91	μA
				4.2 MHz	420	450	
	HSI16 clock source	Range 2, V _{CORE} =1.5 V, VOS[1:0]=10	16 MHz	1.95	2.2		
		(16 MHz)	(16 MHz)	Range 1, V _{CORE} =1.8 V, VOS[1:0]=01	32 MHz	4.7	5.1

1. Guaranteed by characterization results at 125 $^\circ\text{C},$ unless otherwise specified.

2. Oscillator bypassed (HSEBYP = 1 in RCC_CR register).

Table 27. Current consumption in Run mode vs code type,code with data processing running from RAM⁽¹⁾

Symbol	Parameter	Conditions			f _{HCLK}	Тур	Unit
				Dhrystone		385	
		V _{CORE} =	Range 3,	CoreMark	4 MHz	395	
	Supply current in		Supply current in VOSI1:01=11 Fibonacci	Fibonacci		360	μA
I _{DD} (Run	$ \begin{array}{c c} I_{DD} \ (Run \\ from \\ RAM \) \\ RAM, \ Flash \\ switched \ OFF \end{array} \begin{array}{c} T_{HSE} = T_{HCLK} \ up \ to \ To \\ MHz, \ included, \\ f_{HSE} = f_{HCLK} / 2 \ above \\ 16 \ MHz \ (PLL \ ON)^{(2)} \end{array} $		while(1)		265		
-		AM, Flash $f_{HSE} = f_{HCLK}/2$ above 16 MHz (PLL ON) ⁽²⁾	Dhrystone		4.5		
			V _{CORE} =1.8 V,	CoreMark	32 MHz	4.65	
				Fibonacci		4.2	mA
			while(1)		3.05		

1. Guaranteed by characterization results, unless otherwise specified.

2. Oscillator bypassed (HSEBYP = 1 in RCC_CR register).



· · · · · · · · · · · · · · · · · · ·	71	•	-		
Symbol	Parameter	Conditions	Тур	Max ⁽¹⁾	Unit
		$T_A = -40^{\circ}C$ to $25^{\circ}C$	0.38	0.99	
	Supply current in Stop mode	T _A = 55°C	0.54	1.9	
I _{DD} (Stop)		T _A = 85°C	1.35	4.2	μA
		T _A = 105°C	3.1	9	
		T _A = 125°C	7.55	19	

Table 31. Typical and maximum current consumptions in Stop mode

1. Guaranteed by characterization results at 125 $^\circ\text{C},$ unless otherwise specified.

Figure 18. I_{DD} vs V_{DD}, at T_A= 25/55/ 85/105/125 °C, Stop mode with RTC enabled and running on LSE Low drive





Figure 19. I_{DD} vs V_{DD}, at T_A= 25/55/85/105/125 °C, Stop mode with RTC disabled, all clocks off



6.3.7 Internal clock source characteristics

The parameters given in *Table 41* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 20*.


High-speed internal 16 MHz (HSI16) RC oscillator

Symbol	Parameter	rameter Conditions		Тур	Max	Unit
f _{HSI16}	Frequency	V _{DD} = 3.0 V	-	16	-	MHz
TRIM ⁽¹⁾⁽²⁾	HSI16 user-	Trimming code is not a multiple of 16	-	±0.4	0.7	%
TRIM	trimmed resolution	Trimming code is a multiple of 16	-	-	± 1.5	%
		V _{DDA} = 3.0 V, T _A = 25 °C	-1 ⁽³⁾	-	1 ⁽³⁾	%
		V_{DDA} = 3.0 V, T_A = 0 to 55 °C	-1.5	-	1.5	%
ACC _{HSI16} fa	C _{HSI16} (2) Accuracy of the factory-calibrated HSI16 oscillator	V_{DDA} = 3.0 V, T_A = -10 to 70 °C	-2	-	2	%
		V_{DDA} = 3.0 V, T_A = -10 to 85 °C	-2.5	-	2	%
		V_{DDA} = 3.0 V, T_A = -10 to 105 °C	-4	-	2	%
		V _{DDA} = 1.65 V to 3.6 V T _A = -40 to 125 °C	-5.45	-	3.25	%
t _{SU(HSI16)} ⁽²⁾	HSI16 oscillator startup time	_	-	3.7	6	μs
I _{DD(HSI16)} ⁽²⁾	HSI16 oscillator power consumption	-	-	100	140	μA

1. The trimming step differs depending on the trimming code. It is usually negative on the codes which are multiples of 16 (0x00, 0x10, 0x20, 0x30...0xE0).

2. Guaranteed by characterization results.

3. Guaranteed by test in production.







6.3.10 EMC characteristics

Susceptibility tests are performed on a sample basis during device characterization.

Functional EMS (electromagnetic susceptibility)

While a simple application is executed on the device (toggling 2 LEDs through I/O ports). the device is stressed by two electromagnetic events until a failure occurs. The failure is indicated by the LEDs:

- Electrostatic discharge (ESD) (positive and negative) is applied to all device pins until a functional disturbance occurs. This test is compliant with the IEC 61000-4-2 standard.
- FTB: A Burst of Fast Transient voltage (positive and negative) is applied to V_{DD} and V_{SS} through a 100 pF capacitor, until a functional disturbance occurs. This test is compliant with the IEC 61000-4-4 standard.

A device reset allows normal operations to be resumed.

The test results are given in *Table 48*. They are based on the EMS levels and classes defined in application note AN1709.

	Symbol	Parameter	Conditions	Level/ Class
,	V _{FESD}	Voltage limits to be applied on any I/O pin to induce a functional disturbance	$V_{DD} = 3.3$ V, LQFP48, $T_A = +25$ °C, $f_{HCLK} = 32$ MHz conforms to IEC 61000-4-2	3B
,	V _{EFTB}	Fast transient voltage burst limits to be applied through 100 pF on V_{DD} and V_{SS} pins to induce a functional disturbance	$V_{DD} = 3.3$ V, LQFP48, $T_A = +25$ °C, $f_{HCLK} = 32$ MHz conforms to IEC 61000-4-4	4A

Table 48. EMS characteristics

Designing hardened software to avoid noise problems

EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software. It should be noted that good EMC performance is highly dependent on the user application and the software in particular.

Therefore it is recommended that the user applies EMC software optimization and prequalification tests in relation with the EMC level requested for his application.

Software recommendations

The software flowchart must include the management of runaway conditions such as:

- Corrupted program counter
- Unexpected reset
- Critical data corruption (control registers...)

Prequalification trials

Most of the common failures (unexpected reset and program counter corruption) can be reproduced by manually forcing a low state on the NRST pin or the oscillator pins for 1 second.



Symbol	Parameter	Conditions	Min	Тур	Max ⁽¹⁾	Unit
V _{DDA}	Analog supply voltage	-	1.65	-	3.6	V
V _{IN}	Comparator 2 input voltage range	-	0	-	V _{DDA}	V
+.	Comparator startup time	Fast mode	-	15	20	
t _{start}		Slow mode	-	20	25	
+	Propagation delay ⁽²⁾ in slow mode	$1.65~V \leq V_{DDA} \leq 2.7~V$	-	1.8	3.5	
t _{d slow}	Propagation delay 7 in slow mode	$2.7~V \leq V_{DDA} \leq 3.6~V$	-	2.5	6	μs
+	Propagation delay ⁽²⁾ in fast mode	$1.65~V \leq V_{DDA} \leq 2.7~V$	-	0.8	2	
^t d fast	Fropagation delay in last mode	$2.7~V \leq V_{DDA} \leq 3.6~V$	-	1.2	4	
V _{offset}	Comparator offset error		-	±4	±20	mV
dThreshold/ dt	Threshold voltage temperature coefficient	$V_{DDA} = 3.3V$ $T_{A} = 0 \text{ to } 50 \text{ °C}$ $V = V_{REFINT},$ $3/4 V_{REFINT},$ $1/2 V_{REFINT},$ $1/4 V_{REFINT}.$	-	15	30	ppm /°C
1	Current concurrention ⁽³⁾	Fast mode	-	3.5	5	
I _{COMP2}	Current consumption ⁽³⁾	Slow mode	-	0.5	2	μA

Table 63. Comparator 2 characteristics

1. Guaranteed by characterization results.

2. The delay is characterized for 100 mV input step with 10 mV overdrive on the inverting input, the non-inverting input set to the reference.

3. Comparator consumption only. Internal reference voltage (necessary for comparator operation) is not included.

6.3.18 Timer characteristics

TIM timer characteristics

The parameters given in the *Table 64* are guaranteed by design.

Refer to *Section 6.3.13: I/O port characteristics* for details on the input/output alternate function characteristics (output compare, input capture, external clock, PWM output).

Symbol	Parameter	Conditions	Min	Мах	Unit
t	Timer resolution time		1	-	t _{TIMxCLK}
^t res(TIM)		f _{TIMxCLK} = 32 MHz	31.25	-	ns
f	Timer external clock		0	f _{TIMxCLK} /2	MHz
f _{EXT}	frequency on CH1 to CH4	f _{TIMxCLK} = 32 MHz	0	16	MHz
Res _{TIM}	Timer resolution	-		16	bit

Table 64. TIMx⁽¹⁾ characteristics



SPI characteristics

Unless otherwise specified, the parameters given in the following tables are derived from tests performed under ambient temperature, f_{PCLKx} frequency and V_{DD} supply voltage conditions summarized in *Table 20*.

Refer to Section 6.3.12: I/O current injection characteristics for more details on the input/output alternate function characteristics (NSS, SCK, MOSI, MISO).

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		Master mode			16	
		Slave mode receiver	-	-	16	
f _{SCK} 1/t _{c(SCK)}	SPI clock frequency	Slave mode Transmitter 1.71 <v<sub>DD<3.6V</v<sub>	-	-	12 ⁽²⁾	MHz
		Slave mode Transmitter 2.7 <v<sub>DD<3.6V</v<sub>	-	-	16 ⁽²⁾	
Duty _(SCK)	Duty cycle of SPI clock frequency	Slave mode	30	50	70	%
t _{su(NSS)}	NSS setup time	Slave mode, SPI presc = 2	4*Tpclk	-	-	
t _{h(NSS)}	NSS hold time	Slave mode, SPI presc = 2	2*Tpclk	-	-	
t _{w(SCKH)} t _{w(SCKL)}	SCK high and low time	Master mode	Tpclk-2	Tpclk	Tpclk+2	
t _{su(MI)}	Data input setup time	Master mode	8.5	-	-	
t _{su(SI)}	Data input setup time	Slave mode	8.5	-	-	
t _{h(MI)}	Data input hold time	Master mode	6	-	-	
t _{h(SI)}		Slave mode	1	-	-	ns
t _{a(SO}	Data output access time	Slave mode	15	-	36	
t _{dis(SO)}	Data output disable time	Slave mode	10	-	30	
+		Slave mode 1.71 <v<sub>DD<3.6V</v<sub>	-	29	41	
t _{v(SO)}	Data output valid time	Slave mode 2.7 <v<sub>DD<3.6V</v<sub>	-	22	28	
t _{v(MO)}		Master mode	-	10	17	
t _{h(SO)}	Data output hold time	Slave mode	9	-	-	
t _{h(MO)}		Master mode	3	-	-	

Table 67. SPI characteristics	cs in voltage Range 1 ⁽¹⁾
-------------------------------	--------------------------------------

1. Guaranteed by characterization results.

2. The maximum SPI clock frequency in slave transmitter mode is determined by the sum of $t_{y(SO)}$ and $t_{su(MI)}$ which has to fit into SCK low or high phase preceding the SCK sampling edge. This value can be achieved when the SPI communicates with a master having $t_{su(MI)} = 0$ while Duty_(SCK) = 50%.



Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{SCK}	SDI clock frequency	Master mode			2	MHz
1/t _{c(SCK)}	SPI clock frequency	Slave mode	-	-	2 ⁽²⁾	IVINZ
Duty _(SCK)	Duty cycle of SPI clock frequency	Slave mode	30	50	70	%
t _{su(NSS)}	NSS setup time	Slave mode, SPI presc = 2	4*Tpclk	-	-	
t _{h(NSS)}	NSS hold time	Slave mode, SPI presc = 2	2*Tpclk	-	-	
t _{w(SCKH)} t _{w(SCKL)}	SCK high and low time	Master mode	Tpclk-2	Tpclk	Tpclk+2	
t _{su(MI)}	t _{su(MI)}	Master mode	28.5	-	-	
t _{su(SI)}	Data input setup time	Slave mode	22	-	-	
t _{h(MI)}	Data input hold time	Master mode	7	-	-	
t _{h(SI)}	Data input hold time	Slave mode	5	-	-	ns
t _{a(SO}	Data output access time	Slave mode	30	-	70	
t _{dis(SO)}	Data output disable time	Slave mode	40	-	80	
t (co)	Data output valid time	Slave mode	-	53	86	
t _{v(SO)}		Master mode	-	30	54	
t _{v(MO)}	Data output hold time	Slave mode	18	-	-	
t _{h(SO)}	Data output hold time	Master mode	8	-	-	

Table 69. SPI characteristics in voltage Range 3 ⁽¹	Table 69.	SPI characteristics	in voltage	Range 3 ⁽¹)
--	-----------	---------------------	------------	-----------------------	---

1. Guaranteed by characterization results.

2. The maximum SPI clock frequency in slave transmitter mode is determined by the sum of $t_{v(SO)}$ and $t_{su(MI)}$ which has to fit into SCK low or high phase preceding the SCK sampling edge. This value can be achieved when the SPI communicates with a master having $t_{su(MI)} = 0$ while Duty_(SCK) = 50%.




Figure 31. SPI timing diagram - slave mode and CPHA = 0

94/118

DocID027063 Rev 4






Figure 32. SPI timing diagram - slave mode and CPHA = $1^{(1)}$

1. Measurement points are done at CMOS levels: $0.3V_{DD}$ and $0.7V_{DD}$.





Figure 33. SPI timing diagram - master mode⁽¹⁾

1. Measurement points are done at CMOS levels: $0.3V_{DD}$ and $0.7V_{DD}$.



LQFP32 device marking

The following figure gives an example of topside marking versus pin 1 position identifier location.





 Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering samples to run qualification activity.








Figure 41. UFQFPN32 recommended footprint

1. Dimensions are expressed in millimeters.

UFQFPN32 device marking

The following figure gives an example of topside marking versus pin 1 position identifier location.





Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering 1. samples to run qualification activity.

9 Revision history

Date	Revision	e 79. Document revision history Changes
18-Sep-2015	1	Initial release.
22-Oct-2015	2	Initial release. Datasheet status changed to production data. Updated power consumption in run mode on cover page. Updated Table 5: Functionalities depending on the working mode (from Run/active down to standby). Modified Figure 6: STM32L031x4/6 UFQFPN28 pinout and Table 15: Pin definitions. Updated power dissipation (P _D) in Table 20: General operating conditions. Updated current consumption with all peripherals enabled in Table 34: Peripheral current consumption in Run or Sleep mode and Table 35: Peripheral current consumption in Stop and Standby mode. Modified t _{WSTOP} for f _{HCLK} =65 MHz in Table 36: Low-power mode wakeup timings. Updated Table 24: Current consumption in Run mode, code with data processing running from Flash memory, Table 25: Current consumption in Run mode vs code type, code with data processing running from Flash memory, Figure 15: IDD vs VDD, at TA= 25/55/85/105 °C, Run mode, code running from Flash memory, Range 2, HSE = 16 MHz, 1WS and Figure 16: IDD vs VDD, at TA= 25/55/85/105 °C, Run mode, code running from Flash memory, Range 2, HSI 16, 1WS. Updated Table 26: Current consumption in Run mode, code with data processing running from RAM and Table 27: Current consumption in Run mode vs code type, code with data processing running from RAM and Table 27: Current consumption in Run mode vs code type, code with data processing running from RAM, and Fable 28: Current consumption in Sleep mode. Updated Table 29: Current consumption in Low-power run mode and Figure 17: IDD vs VDD, at TA= 25/55/85/105/125 °C, Low- power run mode, code running from RAM, Range 3, MSI (Range 0) at 64 KHz, 0 WS. Updated Table 30: Current consumption in Stop mode, Table 32: Typical and maximum current consumptions in Standby mode, Figure 18: IDD vs VDD, at TA= 25/55/85/105/125 °C, Stop mode with RTC enabled and running on LSE Low drive and Figure 19: IDD vs VDD, at TA= 25/55/85/105/125 °C, Stop mode with RTC disabled, all clocks off. Updated Table 48: EMS characteristics and T

Table 79. Document revision history



IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics – All rights reserved

DocID027063 Rev 4

