



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	ARM® Cortex®-M0+
Core Size	32-Bit Single-Core
Speed	32MHz
Connectivity	I <sup>2</sup> C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number of I/O	21
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	1K x 8
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 10x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-UFQFN
Supplier Device Package	28-UFQFPN (4x4)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm32l031g6u6

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# 1 Introduction

The ultra-low-power STM32L031x4/6 family includes devices in 5 different package types from 20 to 48 pins. The description below gives an overview of the complete range of peripherals proposed in this family.

These features make the ultra-low-power STM32L031x4/6 microcontrollers suitable for a wide range of applications:

- Gas/water meters and industrial sensors
- Healthcare and fitness equipment
- Remote control and user interface
- PC peripherals, gaming, GPS equipment
- Alarm system, wired and wireless sensors, video intercom

This STM32L031x4/6 datasheet should be read in conjunction with the STM32L0x1 reference manual (RM0377).

For information on the ARM<sup>®</sup> Cortex<sup>®</sup>-M0+ core please refer to the Cortex<sup>®</sup>-M0+ Technical Reference Manual, available from the www.arm.com website.

Figure 1 shows the general block diagram of the device family.



## 2.2 Ultra-low-power device continuum

The ultra-low-power family offers a large choice of core and features, from 8-bit proprietary core up to ARM<sup>®</sup> Cortex<sup>®</sup>-M4, including ARM<sup>®</sup> Cortex<sup>®</sup>-M3 and ARM<sup>®</sup> Cortex<sup>®</sup>-M0+. The STM32Lx series are the best choice to answer your needs in terms of ultra-low-power features. The STM32 Ultra-low-power series are the best solution for applications such as gas/water meter, keyboard/mouse or fitness and healthcare application. Several built-in features like LCD drivers, dual-bank memory, low-power run mode, operational amplifiers, 128-bit AES, DAC, crystal-less USB and many other definitely help you building a highly cost optimized application by reducing BOM cost. STMicroelectronics, as a reliable and long-term manufacturer, ensures as much as possible pin-to-pin compatibility between all STM8Lx and STM32Lx on one hand, and between all STM32Lx and STM32Fx on the other hand. Thanks to this unprecedented scalability, your legacy application can be upgraded to respond to the latest market feature and efficiency requirements.



Table 5. Functionalities depending on the working mode	e
(from Run/active down to standby) (continued) <sup>(1)</sup>	

			Low-	Low-	Stop		Standby	
IPs	Run/Active	Sleep	power run	power sleep		Wakeup capability		Wakeup capability
		Down to 25 μΑ/ΜΗz (from Flash)	Down to 6.5 μA		0.3 RTC)	5 μΑ (No V <sub>DD</sub> =1.8 V	0.2 RTC	23 µA (No ) V <sub>DD</sub> =1.8 V
Consumption V <sub>DD</sub> =1.8 to 3.6 V (Typ)	Down to			Down to 3.2 μA	0.6 RTC)	δ μΑ (with V <sub>DD</sub> =1.8 V	0.3 RTC	9 µA (with ) V <sub>DD</sub> =1.8 V
	(from Flash)				0.3 RTC)	88 µA (No V <sub>DD</sub> =3.0 V	0.2 RTC	26 µA (No ) V <sub>DD</sub> =3.0 V
					0.8 RTC)	β μΑ (with V <sub>DD</sub> =3.0 V	0.5 RTC	7 μΑ (with ) V <sub>DD</sub> =3.0 V

1. Legend:

"Y" = Yes (enable). "O" = Optional, can be enabled/disabled by software) "-" = Not available

- Some peripherals with wakeup from Stop capability can request HSI to be enabled. In this case, HSI is woken up by the
  peripheral, and only feeds the peripheral which requested it. HSI is automatically put off when the peripheral does not need
  it anymore.
- 3. UART and LPUART reception is functional in Stop mode. It generates a wakeup interrupt on Start. To generate a wakeup on address match or received frame event, the LPUART can run on LSE clock while the UART has to wake up or keep running the HSI clock.
- 4. I2C address detection is functional in Stop mode. It generates a wakeup interrupt in case of address match. It will wake up the HSI during reception.

#### 3.2 Interconnect matrix

Several peripherals are directly interconnected. This allows autonomous communication between peripherals, thus saving CPU resources and power consumption. In addition, these hardware connections allow fast and predictable latency.

Depending on peripherals, these interconnections can operate in Run, Sleep, Low-power run, Low-power sleep and Stop modes.

Interconnect source	Interconnect destination	Interconnect action R		Sleep	Low- power run	Low- power sleep	Stop
COMPY	TIM2,TIM21, TIM22	Timer input channel, trigger from analog signals comparison	Y	Y	Y	Y	-
COMPX	LPTIM	Timer input channel, trigger from analog signals comparison	Y	Y	Y	Y	Y
TIMx	TIMx	Timer triggered by other timer	Y	Y	Y	Y	-

Table 6. STM32L0xx peripherals interconnect matrix





Figure 2. Clock tree



DocID027063 Rev 4

The ADC can be served by the DMA controller. It can operate from a supply voltage down to 1.65 V.

The ADC features a hardware oversampler up to 256 samples, this improves the resolution to 16 bits (see AN2668).

An analog watchdog feature allows very precise monitoring of the converted voltage of one, some or all scanned channels. An interrupt is generated when the converted voltage is outside the programmed thresholds.

The events generated by the general-purpose timers (TIMx) can be internally connected to the ADC start triggers, to allow the application to synchronize A/D conversions and timers.

### 3.11 Temperature sensor

The temperature sensor ( $T_{SENSE}$ ) generates a voltage  $V_{SENSE}$  that varies linearly with temperature.

The temperature sensor is internally connected to the ADC\_IN18 input channel which is used to convert the sensor output voltage into a digital value.

The sensor provides good linearity but it has to be calibrated to obtain good overall accuracy of the temperature measurement. As the offset of the temperature sensor varies from chip to chip due to process variation, the uncalibrated internal temperature sensor is suitable for applications that detect temperature changes only.

To improve the accuracy of the temperature sensor measurement, each device is individually factory-calibrated by ST. The temperature sensor factory calibration data are stored by ST in the system memory area, accessible in read-only mode.

Calibration value name	Description	Memory address		
TSENSE_CAL1	TS ADC raw data acquired at temperature of 30 °C, V <sub>DDA</sub> = 3 V	0x1FF8 007A - 0x1FF8 007B		
TSENSE_CAL2	TS ADC raw data acquired at temperature of 130 °C, V <sub>DDA</sub> = 3 V	0x1FF8 007E - 0x1FF8 007F		

Table 7. Temperature sensor calibration values

### 3.11.1 Internal voltage reference (V<sub>REFINT</sub>)

The internal voltage reference ( $V_{REFINT}$ ) provides a stable (bandgap) voltage output for the ADC and Comparators.  $V_{REFINT}$  is internally connected to the ADC\_IN17 input channel. It enables accurate monitoring of the  $V_{DD}$  value (since no external voltage,  $V_{REF+}$ , is available for ADC). The precise voltage of  $V_{REFINT}$  is individually measured for each part by ST during production test and stored in the system memory area. It is accessible in read-only mode.

#### Table 8. Internal voltage reference measured values

Calibration value name	Description	Memory address
VREFINT_CAL	Raw data acquired at temperature of 25 °C V <sub>DDA</sub> = 3 V	0x1FF8 0078 - 0x1FF8 0079



I2C features <sup>(1)</sup>	I2C1
7-bit addressing mode	Х
10-bit addressing mode	Х
Standard mode (up to 100 kbit/s)	Х
Fast mode (up to 400 kbit/s)	Х
Fast Mode Plus with 20 mA output drive I/Os (up to 1 Mbit/s)	X <sup>(2)</sup>
Independent clock	Х
SMBus	Х
Wakeup from STOP	Х

Table 11	. STM32L031x4/6	l <sup>2</sup> C	implementation
----------	-----------------	------------------	----------------

1. X = supported.

2. See Table 15: Pin definitions on page 38 for the list of I/Os that feature Fast Mode Plus capability

### 3.15.2 Universal synchronous/asynchronous receiver transmitter (USART)

The USART interface (USART2) is able to communicate at speeds of up to 4 Mbit/s.

it provides hardware management of the CTS, RTS and RS485 driver enable (DE) signals, multiprocessor communication mode, master synchronous communication and single-wire half-duplex communication mode. USART2 also supports Smartcard communication (ISO 7816), IrDA SIR ENDEC, LIN Master/Slave capability, auto baud rate feature and has a clock domain independent from the CPU clock that allows to wake up the MCU from Stop mode using baudrates up to 42 Kbaud.

USART2 interface can be served by the DMA controller.

Table 12 for the supported modes and features of USART interface.

Table 12. USART implementation
--------------------------------

USART modes/features <sup>(1)</sup>	USART2
Hardware flow control for modem	X
Continuous communication using DMA	X
Multiprocessor communication	X
Synchronous mode <sup>(2)</sup>	X
Smartcard mode	X
Single-wire half-duplex communication	X
IrDA SIR ENDEC block	X
LIN mode	X
Dual clock domain and wakeup from Stop mode	X
Receiver timeout interrupt	X
Modbus communication	X
Auto baud rate detection (4 modes)	X
Driver Enable	Х

1. X = supported.



		Pin	Num	ber								
TSSOP20	WLCSP25 <sup>(1)</sup>	UFQFPN28	UFQFPN28 (STM32L031GxUxS only)	LQFP32	UFQFPN32 <sup>(2)</sup>	LQFP48	Pin name (function after reset)	Pin type	I/O structure	Note	Alternate functions	Additional functions
-	-	-	-	-	-	2	PC13- ANTI_TAMP	I/O	FT	-	-	TAMP1/WKUP2
2	B5	2	2	2	2	3	PC14- OSC32_IN	I/O	тс	-	-	OSC32_IN
3	C5	3	3	3	3	4	PC15- OSC32_OUT	I/O	тс	-	-	OSC32_OUT
-	-	-	-	-	-	5	PH0-OSC_IN	I/O	тс	-	-	-
I	-	-	-	-	-	6	PH1- OSC_OUT	I/O	тс	-	-	-
4	D5	4	4	4	4	7	NRST	I/O	I	-	-	-
-	-	-	-	-	-	1	PC0	I/O	FT	-	LPTIM1_IN1, EVENTOUT, LPUART1_RX	-
-	E1	-	-	-	"0"	8	VSSA	S	-	-	-	-
5	C4	5	5	5	5	9	VDDA	S	-	-	-	-
6	E5	6	6	6	6	-	PA0-CK_IN	I/O	тс	-	LPTIM1_IN1, TIM2_CH1, USART2_CTS, TIM2_ETR, COMP1_OUT	COMP1_INM6, ADC_IN0, RTC_TAMP2/WKUP1
-	-	-	-	-	-	10	PA0	I/O	тс	-	LPTIM1_IN1, TIM2_CH1, USART2_CTS, TIM2_ETR, COMP1_OUT	COMP1_INM6, ADC_IN0, RTC_TAMP2/WKUP1



		Pin	Num	ber								
TSSOP20	WLCSP25 <sup>(1)</sup>	UFQFPN28	UFQFPN28 (STM32L031GxUxS only)	LQFP32	UFQFPN32 <sup>(2)</sup>	LQFP48	Pin name (function after reset)	Pin type	I/O structure	Note	Alternate functions	Additional functions
1	A5	27	1	31	31	44	BOOT0	Ι	-	-	-	-
-	-	-	-	-	32	45	PB8	I/O	FTf	-	I2C1_SCL	-
-	-	-	-	-	-	46	PB9	I/O	FTf	-	EVENTOUT, I2C1_SDA	-
-	-	28	-	32	-	47	VSS	S	-	-	-	-
-	-	1	-	1	1	48	VDD	S	-	-	-	-

Table 15. Pin definitions (continued)

1. WLCSP25 package is in development. Its ballout is subject to change.

2. VSS pins are connected to the exposed pad (see Figure 40: UFQFPN32, 5 x 5 mm, 32-pin package outline).



# 6 Electrical characteristics

### 6.1 Parameter conditions

Unless otherwise specified, all voltages are referenced to V<sub>SS</sub>.

### 6.1.1 Minimum and maximum values

Unless otherwise specified the minimum and maximum values are guaranteed in the worst conditions of ambient temperature, supply voltage and frequencies by tests in production on 100% of the devices with an ambient temperature at  $T_A = 25$  °C and  $T_A = T_Amax$  (given by the selected temperature range).

Data based on characterization results, design simulation and/or technology characteristics are indicated in the table footnotes and are not tested in production. Based on characterization, the minimum and maximum values refer to sample tests and represent the mean value plus or minus three times the standard deviation (mean $\pm 3\sigma$ ).

### 6.1.2 Typical values

Unless otherwise specified, typical data are based on  $T_A$  = 25 °C,  $V_{DD}$  = 3.6 V (for the 1.65 V  $\leq V_{DD} \leq$  3.6 V voltage range). They are given only as design guidelines and are not tested.

Typical ADC accuracy values are determined by characterization of a batch of samples from a standard diffusion lot over the full temperature range, where 95% of the devices have an error less than or equal to the value indicated (mean $\pm 2\sigma$ ).

### 6.1.3 Typical curves

Unless otherwise specified, all typical curves are given only as design guidelines and are not tested.

### 6.1.4 Loading capacitor

The loading conditions used for pin parameter measurement are shown in *Figure 11*.

### 6.1.5 Pin input voltage

The input voltage measurement on a pin of the device is described in *Figure 12*.





### 6.1.6 Power supply scheme



#### Figure 13. Power supply scheme

### 6.1.7 Current consumption measurement

#### Figure 14. Current consumption measurement scheme





### 6.3.3 Embedded internal reference voltage

The parameters given in *Table 23* are based on characterization results, unless otherwise specified.

Calibration value name	Description	Memory address
VREFINT_CAL	Raw data acquired at temperature of 25 °C, $V_{DDA}$ = 3 V	0x1FF8 0078 - 0x1FF8 0079

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>REFINT out</sub> <sup>(2)</sup>	Internal reference voltage	– 40 °C < T <sub>J</sub> < +125 °C	1.202	1.224	1.242	V
T <sub>VREFINT</sub>	Internal reference startup time	-	-	2	3	ms
V <sub>VREF_MEAS</sub>	V <sub>DDA</sub> voltage during V <sub>REFINT</sub> factory measure	-	2.99	3	3.01	V
Avref_meas	Accuracy of factory-measured $V_{\text{REFINT}}$ value <sup>(3)</sup>	Including uncertainties due to ADC and $V_{\text{DDA}}$ values	-	-	±5	mV
T <sub>Coeff</sub> <sup>(4)</sup>	Temperature coefficient	–40 °C < T <sub>J</sub> < +125 °C	-	25	100	ppm/°C
A <sub>Coeff</sub> <sup>(4)</sup>	Long-term stability	1000 hours, T= 25 °C	-	-	1000	ppm
V <sub>DDCoeff</sub> <sup>(4)</sup>	Voltage coefficient	3.0 V < V <sub>DDA</sub> < 3.6 V	-	-	2000	ppm/V
T <sub>S_vrefint</sub> <sup>(4)(5)</sup>	ADC sampling time when reading the internal reference voltage	-	5	10	-	μs
T <sub>ADC_BUF</sub> <sup>(4)</sup>	Startup time of reference voltage buffer for ADC	-	-	-	10	μs
I <sub>BUF_ADC</sub> <sup>(4)</sup>	Consumption of reference voltage buffer for ADC	-	-	13.5	25	μA
I <sub>VREF_OUT</sub> <sup>(4)</sup>	VREF_OUT output current <sup>(6)</sup>	-	-	-	1	μA
C <sub>VREF_OUT</sub> <sup>(4)</sup>	VREF_OUT output load	-	-	-	50	pF
I <sub>LPBUF</sub> <sup>(4)</sup>	Consumption of reference voltage buffer for VREF_OUT and COMP	-	-	730	1200	nA
V <sub>REFINT_DIV1</sub> <sup>(4)</sup>	1/4 reference voltage	-	24	25	26	
V <sub>REFINT_DIV2</sub> <sup>(4)</sup>	1/2 reference voltage	-	49	50	51	% V <sub>REEINT</sub>
V <sub>REFINT_DIV3</sub> <sup>(4)</sup>	3/4 reference voltage	-	74	75	76	

### Table 23. Embedded internal reference voltage<sup>(1)</sup>

1. Refer to *Table 35: Peripheral current consumption in Stop and Standby mode* for the value of the internal reference current consumption (I<sub>REFINT</sub>).

2. Guaranteed by test in production.

3. The internal V<sub>REF</sub> value is individually measured in production and stored in dedicated EEPROM bytes.

4. Guaranteed by design.

5. Shortest sampling time can be determined in the application by multiple iterations.

6. To guarantee less than 1% VREF\_OUT deviation.

DocID027063 Rev 4



Symbol	Parameter	Conc	litions	f <sub>HCLK</sub>	Тур	Max <sup>(1)</sup>	Unit
			Range 3.	1 MHz	115	170	μΑ
			V <sub>CORE</sub> =1.2 V,	2 MHz	210	250	
			VOS[1:0]=11	4 MHz	385	420	
		$f_{HSE} = f_{HCLK}$ up to 16 MHz, included $f_{HSE} = f_{HCLK}/2$ above 16 MHz (PLL ON) <sup>(2)</sup>	Range 2	4 MHz	0.48	0.6	- mA - μA
			V <sub>CORE</sub> =1.5 ,V,	8 MHz	0.935	1.1	
	Supply current in Run mode, code executed from RAM, Flash switched OFF		VOS[1:0]=10	16 MHz	1.8	2	
			Range 1, V <sub>CORE</sub> =1.8 V, VOS[1:0]=01	8 MHz	1.1	1.3	
I <sub>DD</sub> (Run				16 MHz	2.1	2.3	
from PAM)				32 MHz	4.5	4.7	
		MSI clock	Range 3	65 kHz	22	52	
			V <sub>CORE</sub> =1.2 V, VOS[1:0]=11	524 kHz	70.5	91	
				4.2 MHz	420	450	
		HSI16 clock source (16 MHz)	Range 2, V <sub>CORE</sub> =1.5 V, VOS[1:0]=10	16 MHz	1.95	2.2	m۸
			Range 1, V <sub>CORE</sub> =1.8 V, VOS[1:0]=01	32 MHz	4.7	5.1	mA

Table 26. Current consum	ption in Run mode, o	code with data p	processing runni	ng from RAM

1. Guaranteed by characterization results at 125 °C, unless otherwise specified.

2. Oscillator bypassed (HSEBYP = 1 in RCC\_CR register).

# Table 27. Current consumption in Run mode vs code type,code with data processing running from RAM<sup>(1)</sup>

Symbol	Parameter	Conditions			f <sub>HCLK</sub>	Тур	Unit
				Dhrystone		385	
	Supply current in Run mode, code executed from RAM, Flash	$f_{HSE} = f_{HCLK}$ up to 16 MHz, included, $f_{HSE} = f_{HCLK}/2$ above 16 MHz (PLL ON) <sup>(2)</sup>	Range 3,	CoreMark	4 MHz	395	μA mA
			VOS[1:0]=11	Fibonacci		360	
I <sub>DD</sub> (Run from RAM)				while(1)		265	
				Dhrystone		4.5	
	switched OFF		Range 1,	CoreMark	22 MU-	4.65	
			VCORE <sup>= 1.8 V,</sup> VOS[1:0]=01	Fibonacci		4.2	
				while(1)		3.05	

1. Guaranteed by characterization results, unless otherwise specified.

2. Oscillator bypassed (HSEBYP = 1 in RCC\_CR register).



Symbol	Parameter	Conc	litions	f <sub>HCLK</sub>	Тур	Max <sup>(1)</sup>	Unit
			Range 3.	1 MHz	36.5	87	
			V <sub>CORE</sub> =1.2 V,	2 MHz	58	100	
		f f un to	VOS[1:0]=11	4 MHz	100	170	
		T <sub>HSE</sub> = T <sub>HCLK</sub> up to 16 MHz included.	Range 2.	4 MHz	125	190	
		$f_{HSE} = f_{HCLK}/2$	V <sub>CORE</sub> =1.5 V, VOS[1:0]=10	8 MHz	230	310	
		above 16 MHz (PLL ON) <sup>(2)</sup>		16 MHz	450	540	
			Range 1,	8 MHz	275	360	
	Supply current		V <sub>CORE</sub> =1.8 V,	16 MHz	555	650	
	mode, Flash		VOS[1:0]=01	32 MHz	1350	1600	
	memory OFF	HSI16 clock source (16 MHz)	Range 2, V <sub>CORE</sub> =1.5 V, VOS[1:0]=10	16 MHz	585	690	
			Range 1, V <sub>CORE</sub> =1.8 V, VOS[1:0]=01	32 MHz	1500	1700	
		MSI clock	Range 3, V <sub>CORE</sub> =1.2 V, VOS[1:0]=11	65 kHz	17	43	
				524 kHz	28	55	μA
l (Sloop)				4.2 MHz	115	190	
IDD (Sleep)		$f_{HSE} = f_{HCLK}$ up to 16 MHz included, $f_{HSE} = f_{HCLK}/2$ above 16 MHz (PLL ON) <sup>(2)</sup>	Range 3, V <sub>CORE</sub> =1.2 V, VOS[1:0]=11	1 MHz	49	160	
				2 MHz	69	190	
				4 MHz	115	230	
			Range 2, <sub>CORE</sub> =1.5 V,	4 MHz	135	200	
				8 MHz	240	320	
			VOS[1:0]=10	16 MHz	460	550	
		- /	Range 1,	8 MHz	290	370	
	Supply current		V <sub>CORE</sub> =1.8 V,	16 MHz	565	670	
	mode, Flash		VOS[1:0]=01	32 MHz	1350	1600	
	memory ON	HSI16 clock source	Range 2, V <sub>CORE</sub> =1.5 V, VOS[1:0]=10	16 MHz	600	700	
		(16 MHz)	Range 1, V <sub>CORE</sub> =1.8 V, VOS[1:0]=01	32 MHz	1500	1700	
			Range 3.	65 kHz	28	55	
		MSI clock	V <sub>CORE</sub> =1.2 V,	524 kHz	39.5	67	
			VOS[1:0]=11	4.2 MHz	125	200	

1. Guaranteed by characterization results at 125 °C, unless otherwise specified.

2. Oscillator bypassed (HSEBYP = 1 in RCC\_CR register).



Symbol	Parameter		Conditions		Тур	Max <sup>(1)</sup>	Unit
				$T_A$ = -40 °C to 25 °C	6.3	8.4	
			MSI clock, 65 kHz f <sub>HCLK</sub> = 32 kHz	T <sub>A</sub> = 85 °C	9.15	13	-
				T <sub>A</sub> = 105 °C	12.5	19	
		All		T <sub>A</sub> = 125 °C	20.5	36	
		peripherals off. code		$T_A$ =-40 °C to 25 °C	9.45	12	
		executed	MSI clock, 65 kHz	T <sub>A</sub> = 85 °C	12.5	15	
		from RAM, Flash	f <sub>HCLK</sub> = 65 kHz	T <sub>A</sub> = 105 °C	16	22	
		memory		T <sub>A</sub> = 125 °C	24	38	
		from 1.65 V		$T_A$ = -40 °C to 25 °C	17	20	
	Supply current in Low-power run mode	to 3.6 V	MSI clock, 131 kHz f <sub>HCLK</sub> = 131 kHz	T <sub>A</sub> = 55 °C	19	21	- μΑ
				T <sub>A</sub> = 85 °C	20.5	24	
				T <sub>A</sub> = 105 °C	23.5	28	
I <sub>DD</sub>				T <sub>A</sub> = 125 °C	31.5	46	
(LP Run)		ΔIJ	MSI clock, 65 kHz f <sub>HCLK</sub> = 32 kHz	$T_A$ = -40 °C to 25 °C	18.5	23	
				T <sub>A</sub> = 85 °C	23	27	
				T <sub>A</sub> = 105 °C	27	33	
				T <sub>A</sub> = 125 °C	36	52	
		peripherals		$T_A$ = -40 °C to 25 °C	22.5	26	
		off, code executed	MSI clock, 65 kHz	T <sub>A</sub> = 85 °C	27.5	31	
		from Flash	f <sub>HCLK</sub> = 65 kHz	T <sub>A</sub> = 105 °C	31	38	
		memory, V <sub>DD</sub> from		T <sub>A</sub> = 125 °C	40.5	56	
		1.65 V to		$T_A$ = -40 °C to 25 °C	32	36	
		3.0 V		T <sub>A</sub> = 55 °C	35	37	-
			MSI clock, 131 kHz f <sub>HCLK</sub> = 131 kHz	T <sub>A</sub> = 85 °C	37.5	42	
				T <sub>A</sub> = 105 °C	41	47	
				T <sub>A</sub> = 125 °C	50	65	

Table 29.	Current consumption	in Low-power run	mode
	ourient consumption	In componentan	mouc

1. Guaranteed by characterization results at 125 °C, unless otherwise specified.



#### **Electrical characteristics**

Symbol	Parameter	Conditions	Тур	Max	Unit
t <sub>WUSLEEP</sub>	Wakeup from Sleep mode	f <sub>HCLK</sub> = 32 MHz	7	8	
	Wakeup from Low-power sleep mode,	f <sub>HCLK</sub> = 262 kHz Flash memory enabled	7 8		Number of clock
LP	f <sub>HCLK</sub> = 262 kHz	f <sub>HCLK</sub> = 262 kHz Flash memory switched OFF	9	10	cycles
		f <sub>HCLK</sub> = f <sub>MSI</sub> = 4.2 MHz	5.0	8	
	Wakeup from Stop mode, regulator in Run mode	f <sub>HCLK</sub> = f <sub>HSI</sub> = 16 MHz	4.9	7	
		f <sub>HCLK</sub> = f <sub>HSI</sub> /4 = 4 MHz	8.0	11	
		f <sub>HCLK</sub> = f <sub>MSI</sub> = 4.2 MHz Voltage range 1	5.0	8	
		f <sub>HCLK</sub> = f <sub>MSI</sub> = 4.2 MHz Voltage range 2	5.0	8	
		f <sub>HCLK</sub> = f <sub>MSI</sub> = 4.2 MHz Voltage range 3	5.0	8	
	Wakeup from Stop mode, regulator in low- power mode	f <sub>HCLK</sub> = f <sub>MSI</sub> = 2.1 MHz	7.3	13	
t <sub>WUSTOP</sub>		f <sub>HCLK</sub> = f <sub>MSI</sub> = 1.05 MHz	13	23	
		f <sub>HCLK</sub> = f <sub>MSI</sub> = 524 kHz	28	38	μs
		f <sub>HCLK</sub> = f <sub>MSI</sub> = 262 kHz	51	65	
		f <sub>HCLK</sub> = f <sub>MSI</sub> = 131 kHz	100	120	
		f <sub>HCLK</sub> = MSI = 65 kHz	200	260	
		f <sub>HCLK</sub> = f <sub>HSI</sub> = 16 MHz	4.9	7	
		f <sub>HCLK</sub> = f <sub>HSI</sub> /4 = 4 MHz	8.0	11	
		f <sub>HCLK</sub> = f <sub>HSI</sub> = 16 MHz	4.9	7	
	power mode, code running from RAM	f <sub>HCLK</sub> = f <sub>HSI</sub> /4 = 4 MHz	7.9	10	
		f <sub>HCLK</sub> = f <sub>MSI</sub> = 4.2 MHz	4.7	8	
t	Wakeup from Standby mode FWU bit = 1	f <sub>HCLK</sub> = MSI = 2.1 MHz	65	130	
WUSTDBY	Wakeup from Standby mode FWU bit = 0	f <sub>HCLK</sub> = MSI = 2.1 MHz	2.2	3	ms

Table 36. Low-power mode wakeup timings



### 6.3.6 External clock source characteristics

#### High-speed external user clock generated from an external source

In bypass mode the HSE oscillator is switched off and the input pin is a standard GPIO.The external clock signal has to respect the I/O characteristics in *Section 6.3.12*. However, the recommended clock input waveform is shown in *Figure 20*.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
f <sub>HSE_ext</sub>	User external clock source frequency	CSS is on or PLL is used	1	8	32	MHz	
		CSS is off, PLL not used	0	8	32	MHz	
V <sub>HSEH</sub>	OSC_IN/CK_IN <sup>(2)</sup> input pin high level voltage		0.7V <sub>DD</sub>	-	V <sub>DD</sub>	V	
V <sub>HSEL</sub>	OSC_IN/CK_IN <sup>(2)</sup> input pin low level voltage		V <sub>SS</sub>	-	0.3V <sub>DD</sub>	v	
t <sub>w(HSE)</sub> t <sub>w(HSE)</sub>	OSC_IN/CK_IN <sup>(2)</sup> high or low time	-	12	-	-	ne	
t <sub>r(HSE)</sub> t <sub>f(HSE)</sub>	OSC_IN/CK_IN <sup>(2)</sup> rise or fall time		-	-	20	115	
C <sub>in(HSE)</sub>	OSC_IN/CK_IN <sup>(2)</sup> input capacitance		-	2.6	-	pF	
DuCy <sub>(HSE)</sub>	Duty cycle		45	-	55	%	
ΙL	OSC_IN/CK_IN <sup>(2)</sup> Input leakage current	$V_{SS} \le V_{IN} \le V_{DD}$	-	-	±1	μA	

 Table 37. High-speed external user clock characteristics<sup>(1)</sup>

1. Guaranteed by design.

2. HSE external user clock is applied to OSC\_IN on LQFP48 package and to CK\_IN on other packages.



Figure 20. High-speed external clock source AC timing diagram



Symbol	Parameter	Condition	Тур	Max	Unit	
t <sub>SU(MSI)</sub>	MSI oscillator startup time	MSI range 0	30	-	μs	
		MSI range 1	20	-		
		MSI range 2	15	-		
		MSI range 3	10	-		
		MSI range 4	6	-		
		MSI range 5	5	-		
		MSI range 6, Voltage range 1 and 2	3.5	-		
		MSI range 6, Voltage range 3	5	-		
		MSI range 0	-	40	μs	
	MSI oscillator stabilization time	MSI range 1	-	20		
		MSI range 2	-	10		
		MSI range 3	-	4		
t <sub>STAB(MSI)</sub> <sup>(2)</sup>		MSI range 4	-	2.5		
		MSI range 5	-	2		
		MSI range 6, Voltage range 1 and 2	-	2	-	
		MSI range 3, Voltage range 3	-	3		
f <sub>OVER(MSI)</sub>	MSL oscillator frequency overshoct	Any range to range 5	-	4		
		Any range to range 6	-	6	1711 12	

1. This is a deviation for an individual part, once the initial frequency has been measured.

2. Guaranteed by characterization results.

### 6.3.8 PLL characteristics

The parameters given in *Table 44* are derived from tests performed under ambient temperature and  $V_{DD}$  supply voltage conditions summarized in *Table 20*.

Symbol	Parameter		Unit		
		Min	Тур	Max <sup>(1)</sup>	Ome
f	PLL input clock <sup>(2)</sup>	2	-	24	MHz
'PLL_IN	PLL input clock duty cycle	45	-	55	%





Figure 25. V<sub>IH</sub>/V<sub>IL</sub> versus VDD (CMOS I/Os)





#### **Output driving current**

The GPIOs (general purpose input/outputs) can sink or source up to  $\pm 8$  mA, and sink or source up to  $\pm 15$  mA with the non-standard V<sub>OL</sub>/V<sub>OH</sub> specifications given in *Table 54*.

In the user application, the number of I/O pins which can drive current must be limited to respect the absolute maximum rating specified in Section 6.2:

- The sum of the currents sourced by all the I/Os on V<sub>DD</sub>, plus the maximum Run consumption of the MCU sourced on V<sub>DD</sub>, cannot exceed the absolute maximum rating I<sub>VDD(Σ)</sub> (see *Table 18*).
- The sum of the currents sunk by all the I/Os on V<sub>SS</sub> plus the maximum Run consumption of the MCU sunk on V<sub>SS</sub> cannot exceed the absolute maximum rating I<sub>VSS(Σ)</sub> (see *Table 18*).



#### Input/output AC characteristics

The definition and values of input/output AC characteristics are given in *Figure 27* and *Table 55*, respectively.

Unless otherwise specified, the parameters given in *Table 55* are derived from tests performed under ambient temperature and  $V_{DD}$  supply voltage conditions summarized in *Table 20*.

OSPEEDRx [1:0] bit value <sup>(1)</sup>	Symbol	Parameter	Conditions		Max <sup>(2)</sup>	Unit	
00	f <sub>max(IO)out</sub>	Maximum frequency <sup>(3)</sup>	$C_{L}$ = 50 pF, $V_{DD}$ = 2.7 V to 3.6 V	-	400	kH7	
			$C_L$ = 50 pF, $V_{DD}$ = 1.65 V to 2.7 V	-	100	KI IZ	
	t <sub>f(IO)out</sub> t <sub>r(IO)out</sub>	Output rise and fall time	$C_{L}$ = 50 pF, $V_{DD}$ = 2.7 V to 3.6 V	-	125	ns	
			$C_L$ = 50 pF, $V_{DD}$ = 1.65 V to 2.7 V	-	320	115	
	f <sub>max(IO)out</sub>	Maximum frequency <sup>(3)</sup>	$C_{L}$ = 50 pF, $V_{DD}$ = 2.7 V to 3.6 V	-	2	MHz	
01			$C_L$ = 50 pF, $V_{DD}$ = 1.65 V to 2.7 V	-	0.6		
01	t <sub>f(IO)out</sub> t <sub>r(IO)out</sub>	Output rise and fall time	$C_{L}$ = 50 pF, $V_{DD}$ = 2.7 V to 3.6 V	-	30	20	
			$C_{L}$ = 50 pF, $V_{DD}$ = 1.65 V to 2.7 V	-	65	115	
10	F <sub>max(IO)out</sub>	Maximum frequency <sup>(3)</sup>	$C_{L}$ = 50 pF, $V_{DD}$ = 2.7 V to 3.6 V	-	10	МНт	
			$C_{L}$ = 50 pF, $V_{DD}$ = 1.65 V to 2.7 V	-	2	IVIITZ	
10	t <sub>f(IO)out</sub> t <sub>r(IO)out</sub>	Output rise and fall time	$C_{L}$ = 50 pF, $V_{DD}$ = 2.7 V to 3.6 V	-	13	- ns	
			$C_{L}$ = 50 pF, $V_{DD}$ = 1.65 V to 2.7 V	-	28		
	F <sub>max(IO)out</sub>	Maximum frequency <sup>(3)</sup>	$C_{L}$ = 30 pF, $V_{DD}$ = 2.7 V to 3.6 V	-	35	MHz	
11			$C_{L}$ = 50 pF, $V_{DD}$ = 1.65 V to 2.7 V	-	10		
11	t <sub>f(IO)out</sub> t <sub>r(IO)out</sub>	Output rise and fall time	$C_{L}$ = 30 pF, $V_{DD}$ = 2.7 V to 3.6 V	-	6	20	
			$C_{L}$ = 50 pF, $V_{DD}$ = 1.65 V to 2.7 V	-	17		
	f <sub>max(IO)out</sub>	Maximum frequency <sup>(3)</sup>		-	1	MHz	
	t <sub>f(IO)out</sub>	Output fall time	C <sub>L</sub> = 50 pF, V <sub>DD</sub> = 2.5 V to 3.6 V	-	10		
Fm+	t <sub>r(IO)out</sub>	Output rise time	1		30	115	
configuration <sup>(4)</sup>	f <sub>max(IO)out</sub>	Maximum frequency <sup>(3)</sup>		-	350	KHz	
	t <sub>f(IO)out</sub>	Output fall time	C <sub>L</sub> = 50 pF, V <sub>DD</sub> = 1.65 V to 3.6 V		15		
	t <sub>r(IO)out</sub>	Output rise time			60	115	
-	t <sub>EXTIpw</sub>	Pulse width of external signals detected by the EXTI controller	-		-	ns	

 Table 55. I/O AC characteristics<sup>(1)</sup>

1. The I/O speed is configured using the OSPEEDRx[1:0] bits. Refer to the line reference manual for a description of GPIO Port configuration register.

2. Guaranteed by design.

3. The maximum frequency is defined in *Figure* 27.

4. When Fm+ configuration is set, the I/O speed control is bypassed. Refer to the line reference manual for a detailed description of Fm+ I/O configuration.



### LQFP32 device marking

The following figure gives an example of topside marking versus pin 1 position identifier location.





 Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering samples to run qualification activity.

