



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	ARM® Cortex®-M0+
Core Size	32-Bit Single-Core
Speed	32MHz
Connectivity	I <sup>2</sup> C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number of I/O	27
Program Memory Size	16KB (16K × 8)
Program Memory Type	FLASH
EEPROM Size	1K x 8
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 10x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	32-UFQFN Exposed Pad
Supplier Device Package	32-UFQFPN (5x5)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm32l031k4u6tr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table 45.	RAM and hardware registers
Table 46.	Flash memory and data EEPROM characteristics74
Table 47.	Flash memory and data EEPROM endurance and retention
Table 48.	EMS characteristics
Table 49.	EMI characteristics
Table 50.	ESD absolute maximum ratings
Table 51.	Electrical sensitivities
Table 52.	I/O current injection susceptibility
Table 53.	I/O static characteristics
Table 54.	Output voltage characteristics
Table 55.	I/O AC characteristics
Table 56.	NRST pin characteristics
Table 57.	ADC characteristics
Table 58.	$R_{AIN}$ max for $f_{ADC}$ = 16 MHz
Table 59.	ADC accuracy
Table 60.	Temperature sensor calibration values
Table 61.	Temperature sensor characteristics
Table 62.	Comparator 1 characteristics
Table 63.	Comparator 2 characteristics
Table 64.	TIMx characteristics
Table 65.	I2C analog filter characteristics
Table 66.	USART/LPUART characteristics
Table 67.	SPI characteristics in voltage Range 1
Table 68.	SPI characteristics in voltage Range 2
Table 69.	SPI characteristics in voltage Range 394
Table 70.	LQFP48 - 48-pin low-profile quad flat package, 7 x 7 mm, package mechanical data97
Table 71.	LQFP32, 7 x 7 mm, 32-pin low-profile quad flat package mechanical data 100
Table 72.	UFQFPN32, 5 x 5 mm, 32-pin package mechanical data
Table 73.	UFQPN28, 4 x 4 mm, 28-pin package mechanical data 104
Table 74.	WLCSP25 - 2.097 x 2.493 mm, 0.400 mm pitch wafer level chip scale mechanical data 106
Table 75.	WLCSP25 recommended PCB design rules 107
Table 76.	TSSOP20 – 20-lead thin shrink small outline, 6.5 x 4.4 mm, 0.65 mm pitch,
	package mechanical data
Table 77.	Thermal characteristics
Table 78.	STM32L031x4/6 ordering information scheme
Table 79.	Document revision history



## 2.2 Ultra-low-power device continuum

The ultra-low-power family offers a large choice of core and features, from 8-bit proprietary core up to ARM<sup>®</sup> Cortex<sup>®</sup>-M4, including ARM<sup>®</sup> Cortex<sup>®</sup>-M3 and ARM<sup>®</sup> Cortex<sup>®</sup>-M0+. The STM32Lx series are the best choice to answer your needs in terms of ultra-low-power features. The STM32 Ultra-low-power series are the best solution for applications such as gas/water meter, keyboard/mouse or fitness and healthcare application. Several built-in features like LCD drivers, dual-bank memory, low-power run mode, operational amplifiers, 128-bit AES, DAC, crystal-less USB and many other definitely help you building a highly cost optimized application by reducing BOM cost. STMicroelectronics, as a reliable and long-term manufacturer, ensures as much as possible pin-to-pin compatibility between all STM8Lx and STM32Lx on one hand, and between all STM32Lx and STM32Fx on the other hand. Thanks to this unprecedented scalability, your legacy application can be upgraded to respond to the latest market feature and efficiency requirements.



Table 5. Functionalities depending on the working mode	e
(from Run/active down to standby) (continued) <sup>(1)</sup>	

			Low-	Low-	Stop		Standby	
IPs	Run/Active	Sleep	power run	power sleep		Wakeup capability		Wakeup capability
Consumption V <sub>DD</sub> =1.8 to 3.6 V (Typ)	Down to 115 µA/MHz (from Flash)	Down to 25 μΑ/ΜΗz (from Flash)	Down to 6.5 μA	Down to	0.35 μA (No 0.23 μA (N RTC) V <sub>DD</sub> =1.8 V RTC) V <sub>DD</sub> =1.		23 µA (No ) V <sub>DD</sub> =1.8 V	
					0.6 RTC)	6 μΑ (with V <sub>DD</sub> =1.8 V	0.3 RTC	9 µA (with ) V <sub>DD</sub> =1.8 V
				3.2 µA	0.3 RTC)	88 µA (No V <sub>DD</sub> =3.0 V	0.2 RTC	26 µA (No ) V <sub>DD</sub> =3.0 V
					0.8 RTC)	β μΑ (with V <sub>DD</sub> =3.0 V	0.5 RTC	7 μΑ (with ) V <sub>DD</sub> =3.0 V

1. Legend:

"Y" = Yes (enable). "O" = Optional, can be enabled/disabled by software) "-" = Not available

- Some peripherals with wakeup from Stop capability can request HSI to be enabled. In this case, HSI is woken up by the
  peripheral, and only feeds the peripheral which requested it. HSI is automatically put off when the peripheral does not need
  it anymore.
- 3. UART and LPUART reception is functional in Stop mode. It generates a wakeup interrupt on Start. To generate a wakeup on address match or received frame event, the LPUART can run on LSE clock while the UART has to wake up or keep running the HSI clock.
- 4. I2C address detection is functional in Stop mode. It generates a wakeup interrupt in case of address match. It will wake up the HSI during reception.

#### 3.2 Interconnect matrix

Several peripherals are directly interconnected. This allows autonomous communication between peripherals, thus saving CPU resources and power consumption. In addition, these hardware connections allow fast and predictable latency.

Depending on peripherals, these interconnections can operate in Run, Sleep, Low-power run, Low-power sleep and Stop modes.

Interconnect source	Interconnect destination	Interconnect action	Run	Sleep	Low- power run	Low- power sleep	Stop
COMPx	TIM2,TIM21, TIM22	Timer input channel, trigger from analog signals comparison	Y	Y	Y	Y	-
	LPTIM	Timer input channel, trigger from analog signals comparison	Y	Y	Y	Y	Y
TIMx	TIMx	Timer triggered by other timer	Y	Y	Y	Y	-

Table 6. STM32L0xx peripherals interconnect matrix



## 3.8 Memories

The STM32L031x4/6 devices have the following features:

- 8 Kbytes of embedded SRAM accessed (read/write) at CPU clock speed with 0 wait states. With the enhanced bus matrix, operating the RAM does not lead to any performance penalty during accesses to the system bus (AHB and APB buses).
- The non-volatile memory is divided into three arrays:
  - 16 or 32 Kbytes of embedded Flash program memory
  - 1 Kbytes of data EEPROM
  - Information block containing 32 user and factory options bytes plus 4 Kbytes of system memory

The user options bytes are used to write-protect or read-out protect the memory (with 4 Kbyte granularity) and/or readout-protect the whole memory with the following options:

- Level 0: no protection
- Level 1: memory readout protected.

The Flash memory cannot be read from or written to if either debug features are connected or boot in RAM is selected

• Level 2: chip readout protected, debug features (Cortex-M0+ serial wire) and boot in RAM selection disabled (debugline fuse)

The whole non-volatile memory embeds the error correction code (ECC) feature.

## 3.9 Direct memory access (DMA)

The flexible 7-channel, general-purpose DMA is able to manage memory-to-memory, peripheral-to-memory and memory-to-peripheral transfers. The DMA controller supports circular buffer management, avoiding the generation of interrupts when the controller reaches the end of the buffer.

Each channel is connected to dedicated hardware DMA requests, with software trigger support for each channel. Configuration is done by software and transfer sizes between source and destination are independent.

The DMA can be used with the main peripherals: SPI, I<sup>2</sup>C, USART, LPUART, general-purpose timers, and ADC.

# 3.10 Analog-to-digital converter (ADC)

A native 12-bit, extended to 16-bit through hardware oversampling, analog-to-digital converter is embedded into STM32L031x4/6 devices. It has up to 10 external channels and 3 internal channels (temperature sensor, voltage reference). Three channel are fast channel, PA0, PA4 and PA5, while the others are standard channels.

It performs conversions in single-shot or scan mode. In scan mode, automatic conversion is performed on a selected group of analog inputs.

The ADC frequency is independent from the CPU frequency, allowing maximum sampling rate of 1.14 MSPS even with a low CPU speed. The ADC consumption is low at all frequencies (~25  $\mu$ A at 10 kSPS, ~200  $\mu$ A at 1MSPS). An auto-shutdown function guarantees that the ADC is powered off except during the active conversion phase.



I2C features <sup>(1)</sup>	I2C1
7-bit addressing mode	Х
10-bit addressing mode	Х
Standard mode (up to 100 kbit/s)	Х
Fast mode (up to 400 kbit/s)	Х
Fast Mode Plus with 20 mA output drive I/Os (up to 1 Mbit/s)	X <sup>(2)</sup>
Independent clock	Х
SMBus	Х
Wakeup from STOP	Х

Table 11	. STM32L031x4/6	l <sup>2</sup> C	implementation
----------	-----------------	------------------	----------------

1. X = supported.

2. See Table 15: Pin definitions on page 38 for the list of I/Os that feature Fast Mode Plus capability

## 3.15.2 Universal synchronous/asynchronous receiver transmitter (USART)

The USART interface (USART2) is able to communicate at speeds of up to 4 Mbit/s.

it provides hardware management of the CTS, RTS and RS485 driver enable (DE) signals, multiprocessor communication mode, master synchronous communication and single-wire half-duplex communication mode. USART2 also supports Smartcard communication (ISO 7816), IrDA SIR ENDEC, LIN Master/Slave capability, auto baud rate feature and has a clock domain independent from the CPU clock that allows to wake up the MCU from Stop mode using baudrates up to 42 Kbaud.

USART2 interface can be served by the DMA controller.

Table 12 for the supported modes and features of USART interface.

Table 12. USART implementation
--------------------------------

USART modes/features <sup>(1)</sup>	USART2
Hardware flow control for modem	X
Continuous communication using DMA	X
Multiprocessor communication	X
Synchronous mode <sup>(2)</sup>	X
Smartcard mode	X
Single-wire half-duplex communication	X
IrDA SIR ENDEC block	X
LIN mode	X
Dual clock domain and wakeup from Stop mode	X
Receiver timeout interrupt	X
Modbus communication	X
Auto baud rate detection (4 modes)	X
Driver Enable	Х

1. X = supported.



## 6.1.6 Power supply scheme



#### Figure 13. Power supply scheme

## 6.1.7 Current consumption measurement

#### Figure 14. Current consumption measurement scheme





### 6.3.4 Supply current characteristics

The current consumption is a function of several parameters and factors such as the operating voltage, temperature, I/O pin loading, device software configuration, operating frequencies, I/O pin switching rate, program location in memory and executed binary code. The current consumption is measured as described in *Figure 14: Current consumption measurement scheme*.

All Run-mode current consumption measurements given in this section are performed with a reduced code that gives a consumption equivalent to Dhrystone 2.1 code if not specified otherwise.

The current consumption values are derived from the tests performed under ambient temperature and  $V_{DD}$  supply voltage conditions summarized in *Table 20: General operating conditions* unless otherwise specified.

The MCU is placed under the following conditions:

- All I/O pins are configured in analog input mode
- All peripherals are disabled except when explicitly mentioned
- The Flash memory access time and prefetch is adjusted depending on fHCLK frequency and voltage range to provide the best CPU performance unless otherwise specified.
- When the peripherals are enabled  $f_{APB1} = f_{APB2} = f_{APB}$
- When PLL is on, the PLL inputs are equal to HSI = 16 MHz (if internal clock is used) or HSE = 16 MHz (if HSE bypass mode is used)
- The HSE user clock is applied to OSCI\_IN input (LQFP48 package) and to CK\_IN (other packages). It follows the characteristic specified in *Table 37: High-speed* external user clock characteristics
- For maximum current consumption  $V_{DD} = V_{DDA} = 3.6$  V is applied to all supply pins
- For typical current consumption V<sub>DD</sub> = V<sub>DDA</sub> = 3.0 V is applied to all supply pins if not specified otherwise

The parameters given in *Table 44*, *Table 20* and *Table 21* are derived from tests performed under ambient temperature and  $V_{DD}$  supply voltage conditions summarized in *Table 20*.





Figure 15.  $I_{DD}$  vs  $V_{DD}$ , at  $T_A$ = 25/55/85/105 °C, Run mode, code running from Flash memory, Range 2, HSE = 16 MHz, 1WS

Figure 16. I<sub>DD</sub> vs V<sub>DD</sub>, at T<sub>A</sub>= 25/55/85/105 °C, Run mode, code running from Flash memory, Range 2, HSI16, 1WS





#### **On-chip peripheral current consumption**

The current consumption of the on-chip peripherals is given in the following tables. The MCU is placed under the following conditions:

- all I/O pins are in input mode with a static value at  $V_{DD}$  or  $V_{SS}$  (no load)
- all peripherals are disabled unless otherwise mentioned
- the given value is calculated by measuring the current consumption
  - with all peripherals clocked off
  - with only one peripheral clocked on

#### Table 34. Peripheral current consumption in Run or Sleep mode<sup>(1)</sup>

		Туріс					
Peri	pheral	Range 1, V <sub>CORE</sub> =1.8 V VOS[1:0] = 01	Range 2, V <sub>CORE</sub> =1.5 V VOS[1:0] = 10	Range 3, V <sub>CORE</sub> =1.2 V VOS[1:0] = 11	Low-power sleep and run	Unit	
	WWDG	3	2	2	2		
	LPUART1	8	6.5	5.5	6		
	I2C1	11	9.5	7.5	9		
AFDI	LPTIM1	10	8.5	6.5	8	μΑλινίι ιz (i <sub>HCLK</sub> )	
	TIM2	10.5	8.5	7	9		
	USART2	14.5	12	9.5	11		
	ADC1 <sup>(2)</sup>	5.5	5	3.5	4		
	SPI1	4	3	3	2.5		
	TIM21	7.5	6	5	5.5	$\dots \wedge / \wedge / \wedge / \wedge / = /f$	
APDZ	TIM22	7	6	5	6	μΑλινίπz (I <sub>HCLK</sub> )	
	DBGMCU	1.5	1	1	0.5		
	SYSCFG	2.5	2	2	1.5		
	GPIOA	3.5	3	2.5	2.5		
Cortex-	GPIOB	3.5	2.5	2	2.5	$(A \wedge A) = (f \wedge A)$	
I/O port	GPIOC	8.5	6.5	5.5	7	μΑλινίπz (I <sub>HCLK</sub> )	
	GPIOH	1.5	1	1	0.5		
	CRC	1.5	1	1	1		
АНВ	FLASH	0 <sup>(3)</sup>	0 <sup>(3)</sup>	0 <sup>(3)</sup>	0 <sup>(3)</sup>		
	DMA1	10	8	6.5	8.5	µA/MHz (f <sub>HCLK</sub> )	
All enabled	•	101	83	66	85		
PWR		2.5	2	2	1	µA/MHz (f <sub>HCLK</sub> )	

Data based on differential I<sub>DD</sub> measurement between all peripherals off an one peripheral with clock enabled, in the following conditions: f<sub>HCLK</sub> = 32 MHz (range 1), f<sub>HCLK</sub> = 16 MHz (range 2), f<sub>HCLK</sub> = 4 MHz (range 3), f<sub>HCLK</sub> = 64kHz (Low-power run/sleep), f<sub>APB1</sub> = f<sub>HCLK</sub>, f<sub>APB2</sub> = f<sub>HCLK</sub>, default prescaler value for each peripheral. The CPU is in Sleep mode in both cases. No I/O pins toggling. Not tested in production.

2. HSI oscillator is off for this measure.

3. Current consumption is negligible and close to 0  $\mu$ A.



## Low-speed internal (LSI) RC oscillator

Table 42. LS	oscillator	characteristics
--------------	------------	-----------------

Symbol	Parameter	Min	Тур	Max	Unit
f <sub>LSI</sub> <sup>(1)</sup>	LSI frequency	26	38	56	kHz
D <sub>LSI</sub> <sup>(2)</sup>	LSI oscillator frequency drift $0^{\circ}C \leq T_{A} \leq 85^{\circ}C$	-10	-	4	%
t <sub>su(LSI)</sub> <sup>(3)</sup>	LSI oscillator startup time	-	-	200	μs
I <sub>DD(LSI)</sub> <sup>(3)</sup>	LSI oscillator power consumption	-	400	510	nA

1. Guaranteed by test in production.

2. This is a deviation for an individual part, once the initial frequency has been measured.

3. Guaranteed by design.

## Multi-speed internal (MSI) RC oscillator

Symbol	Parameter	Condition	Тур	Max	Unit
		MSI range 0	65.5	-	
		MSI range 1	131	-	<b>⊬</b> ⊔→
		MSI range 2	262	-	KI IZ
f <sub>MSI</sub>	Frequency after factory calibration, done at $V_{DD}$ = 3.3 V and T <sub>4</sub> = 25 °C	MSI range 3	524	-	
		MSI range 4	1.05	-	
		MSI range 5	2.1	-	MHz
		MSI range 6	4.2	-	
ACC <sub>MSI</sub>	Frequency error after factory calibration	-	±0.5	-	%
D <sub>TEMP(MSI)</sub> <sup>(1)</sup>	MSI oscillator frequency drift 0 °C $\leq$ T <sub>A</sub> $\leq$ 85 °C	-	±3	-	%
D <sub>VOLT(MSI)</sub> <sup>(1)</sup>	MSI oscillator frequency drift 1.65 V $\leq$ V_{DD} $\leq$ 3.6 V, T_A = 25 $^{\circ}\text{C}$	-	-	2.5	%/V
		MSI range 0	0.75	-	
		MSI range 1	1	-	
I <sub>DD(MSI)</sub> <sup>(2)</sup>		MSI range 2	1.5	-	
	MSI oscillator power consumption	MSI range 3	2.5	-	μA
		MSI range 4	4.5	-	
		MSI range 5	8	-	
		MSI range 6	15	-	

#### Table 43. MSI oscillator characteristics



## 6.3.13 I/O port characteristics

### General input/output characteristics

Unless otherwise specified, the parameters given in *Table 53* are derived from tests performed under the conditions summarized in *Table 20*. All I/Os are CMOS and TTL compliant.

Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
VIL	Input low level voltage	TC, FT, FTf, RST I/Os	-	-	0.3V <sub>DD</sub>	
		BOOT0 pin	-	-	0.14V <sub>DD</sub> <sup>(1)</sup>	
V <sub>IH</sub>	Input high level voltage	All I/Os	0.7 V <sub>DD</sub>	-	-	V
V	I/O Schmitt trigger voltage hysteresis	Standard I/Os	-	10% V <sub>DD</sub> <sup>(3)</sup>	-	
V hys	(2)	BOOT0 pin	-	0.01	-	
		$\label{eq:VSS} \begin{array}{l} V_{SS} \leq V_{IN} \leq V_{DD} \\ \text{All I/Os except} \\ \text{PA11, PA12, BOOT0} \\ \text{and FTf I/Os} \end{array}$	-	-	±50	
I <sub>lkg</sub>	Input leakage current <sup>(4)</sup>	$V_{SS} \le V_{IN} \le V_{DD}$ PA11 and P12 I/Os	-	-	-50/+250	
		V <sub>SS</sub> ≤V <sub>IN</sub> ≤V <sub>DD</sub> FTf I/Os	-	-	±100	nA
		$\label{eq:VDD} \begin{array}{c} V_{DD}{\leq}  V_{IN} {\leq} 5 \ V \\ \mbox{All I/Os except for} \\ PA11, PA12, BOOT0 \\ \mbox{and FTf I/Os} \end{array}$	-	-	200	
		V <sub>DD</sub> ≤ V <sub>IN</sub> ≤ 5 V FTf I/Os	-	-	500	
		V <sub>DD</sub> ≤ V <sub>IN</sub> ≤ 5 V PA11, PA12 and BOOT0	-	-	10	μA
R <sub>PU</sub>	Weak pull-up equivalent resistor <sup>(5)</sup>	$V_{IN} = V_{SS}$	30	45	60	kΩ
R <sub>PD</sub>	Weak pull-down equivalent resistor <sup>(5)</sup>	$V_{IN} = V_{DD}$	30	45	60	kΩ
C <sub>IO</sub>	I/O pin capacitance	-	-	5	-	pF

Table 53. I/O st	atic characteristics
------------------	----------------------

1. Guaranteed by characterization.

2. Hysteresis voltage between Schmitt trigger switching levels. Guaranteed by characterization results.

3. With a minimum of 200 mV. Guaranteed by characterization results.

4. The max. value may be exceeded if negative current is injected on adjacent pins.

 Pull-up and pull-down resistors are designed with a true resistance in series with a switchable PMOS/NMOS. This MOS/NMOS contribution to the series resistance is minimum (~10% order).



#### Input/output AC characteristics

The definition and values of input/output AC characteristics are given in *Figure 27* and *Table 55*, respectively.

Unless otherwise specified, the parameters given in *Table 55* are derived from tests performed under ambient temperature and  $V_{DD}$  supply voltage conditions summarized in *Table 20*.

OSPEEDRx [1:0] bit value <sup>(1)</sup>	Symbol	Parameter Conditions		Min	Max <sup>(2)</sup>	Unit
	f	Maximum frequency <sup>(3)</sup>	$C_{L}$ = 50 pF, $V_{DD}$ = 2.7 V to 3.6 V		400	kH7
00	'max(IO)out		$C_L$ = 50 pF, $V_{DD}$ = 1.65 V to 2.7 V	-	100	KI IZ
00	t <sub>f(IO)out</sub>	Output rise and fall time	$C_{L}$ = 50 pF, $V_{DD}$ = 2.7 V to 3.6 V	-	125	ne
	t <sub>r(IO)out</sub>		$C_L$ = 50 pF, $V_{DD}$ = 1.65 V to 2.7 V	-	320	113
	f	$C_{L} = 50 \text{ pF}, V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$	$C_{L}$ = 50 pF, $V_{DD}$ = 2.7 V to 3.6 V	-	2	
01	'max(IO)out		$C_L$ = 50 pF, $V_{DD}$ = 1.65 V to 2.7 V	-	0.6	
01	t <sub>f(IO)out</sub>	Output rise and fall time	$C_{L}$ = 50 pF, $V_{DD}$ = 2.7 V to 3.6 V	-	30	ne
	t <sub>r(IO)out</sub>		$C_{L}$ = 50 pF, $V_{DD}$ = 1.65 V to 2.7 V	-	65	115
	F	Maximum frequency <sup>(3)</sup>	$C_{L}$ = 50 pF, $V_{DD}$ = 2.7 V to 3.6 V	-	10	МНт
10	' max(IO)out		$C_{L}$ = 50 pF, $V_{DD}$ = 1.65 V to 2.7 V	-	2	
10	t <sub>f(IO)out</sub>	O)out O)out O)out	$C_{L}$ = 50 pF, $V_{DD}$ = 2.7 V to 3.6 V	-	13	ne
	t <sub>r(IO)out</sub>		$C_{L}$ = 50 pF, $V_{DD}$ = 1.65 V to 2.7 V	-	28	115
	E	Maximum fraguancy <sup>(3)</sup>	$C_{L}$ = 30 pF, $V_{DD}$ = 2.7 V to 3.6 V	-	35	
11	rmax(IO)out		$C_{L}$ = 50 pF, $V_{DD}$ = 1.65 V to 2.7 V	-	10	
	t <sub>f(IO)out</sub>	Output rise and fall time	$C_{L}$ = 30 pF, $V_{DD}$ = 2.7 V to 3.6 V	-	6	20
	t <sub>r(IO)out</sub>	t <sub>r(IO)out</sub>	$C_{L}$ = 50 pF, $V_{DD}$ = 1.65 V to 2.7 V	-	17	115
	f <sub>max(IO)out</sub>	Maximum frequency <sup>(3)</sup>		-	1	MHz
	t <sub>f(IO)out</sub>	Output fall time	C <sub>L</sub> = 50 pF, V <sub>DD</sub> = 2.5 V to 3.6 V	-	10	
Fm+	t <sub>r(IO)out</sub>	Output rise time		-	30	115
configuration <sup>(4)</sup>	f <sub>max(IO)out</sub>	Maximum frequency <sup>(3)</sup>		-	350	KHz
	t <sub>f(IO)out</sub>	Output fall time	C <sub>L</sub> = 50 pF, V <sub>DD</sub> = 1.65 V to 3.6 V		15	
	t <sub>r(IO)out</sub>	Output rise time		-	60	115
-	t <sub>EXTIpw</sub>	Pulse width of external signals detected by the EXTI controller	ridth of external detected by the - ontroller		-	ns

 Table 55. I/O AC characteristics<sup>(1)</sup>

1. The I/O speed is configured using the OSPEEDRx[1:0] bits. Refer to the line reference manual for a description of GPIO Port configuration register.

2. Guaranteed by design.

3. The maximum frequency is defined in *Figure* 27.

4. When Fm+ configuration is set, the I/O speed control is bypassed. Refer to the line reference manual for a detailed description of Fm+ I/O configuration.



Symbol	Parameter	Conditions	Min	Max	Unit	
	16-bit counter clock	-	1	65536	t <sub>TIMxCLK</sub>	
t <sub>COUNTER</sub>	t <sub>COUNTER</sub> period when internal clock is selected (timer's prescaler disabled)	f <sub>TIMxCLK</sub> = 32 MHz	0.0312	2048	μs	
t <sub>MAX_COUNT</sub>	Maximum possible count	-	-	65536 × 65536	t <sub>TIMxCLK</sub>	
		f <sub>TIMxCLK</sub> = 32 MHz	-	134.2	s	

 Table 64. TIMx<sup>(1)</sup> characteristics (continued)

1. TIMx is used as a general term to refer to the TIM2, TIM21, and TIM22 timers.

## 6.3.19 Communications interfaces

## I<sup>2</sup>C interface characteristics

The  $I^2C$  interface meets the timings requirements of the  $I^2C$ -bus specification and user manual rev. 03 for:

- Standard-mode (Sm) : with a bit rate up to 100 kbit/s
- Fast-mode (Fm) : with a bit rate up to 400 kbit/s
- Fast-mode Plus (Fm+) : with a bit rate up to 1 Mbit/s.

The  $I^2C$  timing requirements are guaranteed by design when the  $I^2C$  peripheral is properly configured (refer to the reference manual for details). The SDA and SCL I/O requirements are met with the following restrictions: the SDA and SCL I/O pins are not "true" open-drain. When configured as open-drain, the PMOS connected between the I/O pin and VDDIOx is disabled, but is still present. Only FTf I/O pins support Fm+ low level output current maximum requirement (refer to *Section 6.3.13: I/O port characteristics* for the I2C I/Os characteristics).

All I<sup>2</sup>C SDA and SCL I/Os embed an analog filter (see *Table 65* for the analog filter characteristics).

### Table 65. I2C analog filter characteristics<sup>(1)</sup>

Symbol	Parameter	Min	Мах	Unit
t <sub>AF</sub>	Maximum pulse width of spikes that are suppressed by the analog filter	50 <sup>(2)</sup>	260 <sup>(3)</sup>	ns

1. Guaranteed by design.

2. Spikes with widths below t<sub>AF(min)</sub> are filtered.

3. Spikes with widths above t<sub>AF(max)</sub> are not filtered



### **USART/LPUART** characteristics

The parameters given in the following table are guaranteed by design.

Symbol	Parameter	Conditions	Тур	Мах	Unit
<sup>t</sup> wuusart		Stop mode with main regulator in Run mode, Range 2 or 3	-	8.7	
	Wakeup time needed to calculate the maximum USART/LPUART baudrate allowing to wake up from Stop mode	Stop mode with main regulator in Run mode, Range 1	-	8.1	μs
		Stop mode with main regulator in low-power mode, Range 2 or 3	-	12	
		Stop mode with main regulator in low-power mode, Range 1	-	11.4	

Table 66, USART/LPUART	characteristics





Figure 32. SPI timing diagram - slave mode and CPHA =  $1^{(1)}$ 

1. Measurement points are done at CMOS levels:  $0.3V_{DD}$  and  $0.7V_{DD}$ .



Figure 33. SPI timing diagram - master mode<sup>(1)</sup>

1. Measurement points are done at CMOS levels:  $0.3V_{DD}$  and  $0.7V_{DD}$ .



# 7.2 LQFP32 package information

Figure 37. LQFP32, 7 x 7 mm, 32-pin low-profile quad flat package outline



1. Drawing is not to scale.





Figure 44. UFQFPN28 recommended footprint

1. Dimensions are expressed in millimeters.

#### **UFQFPN28** device marking

The following figure gives an example of topside marking versus pin 1 position identifier location.



Figure 45. Example of UFQFPN28 marking (package top view)

 Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering samples to run qualification activity.



# 7.6 TSSOP20 package information





1. Drawing is not to scale.

Table 76. TSSOP20 – 20-lead thin shrink small outline, 6.5 x 4.4 mm, 0.65 mm pitch,
package mechanical data

Symbol		millimeters			inches <sup>(1)</sup>	
	Min.	Тур.	Max.	Min.	Тур.	Max.
A	-	-	1.200	-	-	0.0472
A1	0.050	-	0.150	0.0020	-	0.0059
A2	0.800	1.000	1.050	0.0315	0.0394	0.0413
b	0.190	-	0.300	0.0075	-	0.0118
С	0.090	-	0.200	0.0035	-	0.0079
D	6.400	6.500	6.600	0.2520	0.2559	0.2598
E	6.200	6.400	6.600	0.2441	0.2520	0.2598
E1	4.300	4.400	4.500	0.1693	0.1732	0.1772
е	-	0.650	-	-	0.0256	-
L	0.450	0.600	0.750	0.0177	0.0236	0.0295
L1	-	1.000	-	-	0.0394	-



# 9 Revision history

Date	Revision	Changes
18-Sep-2015	1	Initial release.
		Datasheet status changed to production data.Updated power consumption in run mode on cover page. Updated <i>Table 5: Functionalities depending on the working mode</i>
		(from Run/active down to standby).
		<i>Table 15: Pin definitions.</i>
		Updated power dissipation (P <sub>D</sub> ) in <i>Table 20: General operating conditions</i> .
		Updated current consumption with all peripherals enabled in <i>Table 34: Peripheral current consumption in Run or Sleep mode</i> and <i>Table 35: Peripheral current consumption in Stop and Standby mode</i> . Modified t <sub>WSTOP</sub> for f <sub>HCLK</sub> =65 MHz in <i>Table 36: Low-power mode wakeup timings</i> .
22-Oct-2015	2	Updated Table 24: Current consumption in Run mode, code with data processing running from Flash memory, Table 25: Current consumption in Run mode vs code type, code with data processing running from Flash memory, Figure 15: IDD vs VDD, at TA= 25/55/85/105 °C, Run mode, code running from Flash memory, Range 2, HSE = 16 MHz, 1WS and Figure 16: IDD vs VDD, at TA= 25/55/85/105 °C, Run mode, code running from Flash memory, Range 2, HSI16, 1WS.
		Updated Table 26: Current consumption in Run mode, code with data processing running from RAM and Table 27: Current consumption in Run mode vs code type, code with data processing running from RAM, Table 28: Current consumption in Sleep mode.
		Updated Table 29: Current consumption in Low-power run mode and Figure 17: IDD vs VDD, at TA= 25/55/ 85/105/125 °C, Low- power run mode, code running from RAM, Range 3, MSI (Range 0) at 64 KHz, 0 WS. Updated Table 30: Current consumption in Low-power Sleep mode.
		Updated Table 31: Typical and maximum current consumptions in Stop mode, Table 32: Typical and maximum current consumptions in Standby mode, Figure 18: IDD vs VDD, at TA= 25/55/ 85/105/125 °C, Stop mode with RTC enabled and running on LSE Low drive and Figure 19: IDD vs VDD, at TA= 25/55/85/105/125 °C, Stop mode with RTC disabled, all clocks off.
		Updated Table 48: EMS characteristics and Table 49: EMI characteristics.

#### Table 79. Document revision history



#### IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics – All rights reserved

DocID027063 Rev 4

