

Welcome to [E-XFL.COM](https://www.e-xfl.com)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Active
Core Processor	ARM® Cortex®-M0+
Core Size	32-Bit Single-Core
Speed	32MHz
Connectivity	I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number of I/O	27
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	1K x 8
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 10x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	32-UFQFN Exposed Pad
Supplier Device Package	32-UFQFPN (5x5)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm32l031k6u6

List of figures

Figure 1.	STM32L031x4/6 block diagram	13
Figure 2.	Clock tree	24
Figure 3.	STM32L031x4/6 LQFP48	34
Figure 4.	STM32L031x4/6 LQFP32 pinout	34
Figure 5.	STM32L031x4/6 UFQFPN32 pinout	35
Figure 6.	STM32L031x4/6 UFQFPN28 pinout	35
Figure 7.	STM32L031GxUxS UFQFPN28 pinout	36
Figure 8.	STM32L031x4/6 TSSOP20 pinout	36
Figure 9.	STM32L031x4/6 WLCSP25 pinout	37
Figure 10.	Memory map	46
Figure 11.	Pin loading conditions	47
Figure 12.	Pin input voltage	47
Figure 13.	Power supply scheme	48
Figure 14.	Current consumption measurement scheme	48
Figure 15.	IDD vs VDD, at TA= 25/55/85/105 °C, Run mode, code running from Flash memory, Range 2, HSE = 16 MHz, 1WS	57
Figure 16.	IDD vs VDD, at TA= 25/55/85/105 °C, Run mode, code running from Flash memory, Range 2, HSI16, 1WS	57
Figure 17.	IDD vs VDD, at TA= 25/55/ 85/105/125 °C, Low-power run mode, code running from RAM, Range 3, MSI (Range 0) at 64 KHz, 0 WS	61
Figure 18.	IDD vs VDD, at TA= 25/55/ 85/105/125 °C, Stop mode with RTC enabled and running on LSE Low drive	62
Figure 19.	IDD vs VDD, at TA= 25/55/85/105/125 °C, Stop mode with RTC disabled, all clocks off	62
Figure 20.	High-speed external clock source AC timing diagram	67
Figure 21.	Low-speed external clock source AC timing diagram	68
Figure 22.	HSE oscillator circuit diagram	69
Figure 23.	Typical application with a 32.768 kHz crystal	70
Figure 24.	HSI16 minimum and maximum value versus temperature	71
Figure 25.	VIH/VIL versus VDD (CMOS I/Os)	80
Figure 26.	VIH/VIL versus VDD (TTL I/Os)	80
Figure 27.	I/O AC characteristics definition	83
Figure 28.	Recommended NRST pin protection	84
Figure 29.	ADC accuracy characteristics	87
Figure 30.	Typical connection diagram using the ADC	87
Figure 31.	SPI timing diagram - slave mode and CPHA = 0	94
Figure 32.	SPI timing diagram - slave mode and CPHA = 1 ⁽¹⁾	95
Figure 33.	SPI timing diagram - master mode ⁽¹⁾	95
Figure 34.	LQFP48, 7 x 7 mm, 48-pin low-profile quad flat package outline	96
Figure 35.	LQFP48 recommended footprint	98
Figure 36.	Example of LQFP48 marking (package top view)	98
Figure 37.	LQFP32, 7 x 7 mm, 32-pin low-profile quad flat package outline	99
Figure 38.	LQFP32 recommended footprint	100
Figure 39.	Example of LQFP32 marking (package top view)	101
Figure 40.	UFQFPN32, 5 x 5 mm, 32-pin package outline	102
Figure 41.	UFQFPN32 recommended footprint	103
Figure 42.	Example of UFQFPN32 marking (package top view)	103
Figure 43.	UFQPN28, 4 x 4 mm, 28-pin package outline	104

**Table 5. Functionalities depending on the working mode
(from Run/active down to standby) (continued)⁽¹⁾**

IPs	Run/Active	Sleep	Low-power run	Low-power sleep	Stop	Standby
					Wakeup capability	Wakeup capability
Consumption $V_{DD}=1.8$ to 3.6 V (Typ)	Down to $115 \mu\text{A}/\text{MHz}$ (from Flash)	Down to $25 \mu\text{A}/\text{MHz}$ (from Flash)	Down to $6.5 \mu\text{A}$	Down to $3.2 \mu\text{A}$	$0.35 \mu\text{A}$ (No RTC) $V_{DD}=1.8$ V	$0.23 \mu\text{A}$ (No RTC) $V_{DD}=1.8$ V
					$0.6 \mu\text{A}$ (with RTC) $V_{DD}=1.8$ V	$0.39 \mu\text{A}$ (with RTC) $V_{DD}=1.8$ V
					$0.38 \mu\text{A}$ (No RTC) $V_{DD}=3.0$ V	$0.26 \mu\text{A}$ (No RTC) $V_{DD}=3.0$ V
					$0.8 \mu\text{A}$ (with RTC) $V_{DD}=3.0$ V	$0.57 \mu\text{A}$ (with RTC) $V_{DD}=3.0$ V

- Legend:
 "Y" = Yes (enable).
 "O" = Optional, can be enabled/disabled by software
 "-" = Not available
- Some peripherals with wakeup from Stop capability can request HSI to be enabled. In this case, HSI is woken up by the peripheral, and only feeds the peripheral which requested it. HSI is automatically put off when the peripheral does not need it anymore.
- UART and LPUART reception is functional in Stop mode. It generates a wakeup interrupt on Start. To generate a wakeup on address match or received frame event, the LPUART can run on LSE clock while the UART has to wake up or keep running the HSI clock.
- I2C address detection is functional in Stop mode. It generates a wakeup interrupt in case of address match. It will wake up the HSI during reception.

3.2 Interconnect matrix

Several peripherals are directly interconnected. This allows autonomous communication between peripherals, thus saving CPU resources and power consumption. In addition, these hardware connections allow fast and predictable latency.

Depending on peripherals, these interconnections can operate in Run, Sleep, Low-power run, Low-power sleep and Stop modes.

Table 6. STM32L0xx peripherals interconnect matrix

Interconnect source	Interconnect destination	Interconnect action	Run	Sleep	Low-power run	Low-power sleep	Stop
COMPx	TIM2, TIM21, TIM22	Timer input channel, trigger from analog signals comparison	Y	Y	Y	Y	-
	LPTIM	Timer input channel, trigger from analog signals comparison	Y	Y	Y	Y	Y
TIMx	TIMx	Timer triggered by other timer	Y	Y	Y	Y	-

Table 6. STM32L0xx peripherals interconnect matrix (continued)

Interconnect source	Interconnect destination	Interconnect action	Run	Sleep	Low-power run	Low-power sleep	Stop
RTC	TIM21	Timer triggered by Auto wake-up	Y	Y	Y	Y	-
	LPTIM	Timer triggered by RTC event	Y	Y	Y	Y	Y
All clock source	TIMx	Clock source used as input channel for RC measurement and trimming	Y	Y	Y	Y	-
GPIO	TIMx	Timer input channel and trigger	Y	Y	Y	Y	-
	LPTIM	Timer input channel and trigger	Y	Y	Y	Y	Y
	ADC	Conversion trigger	Y	Y	Y	Y	-

3.3 ARM® Cortex®-M0+ core

The Cortex-M0+ processor is an entry-level 32-bit ARM Cortex processor designed for a broad range of embedded applications. It offers significant benefits to developers, including:

- a simple architecture that is easy to learn and program
- ultra-low power, energy-efficient operation
- excellent code density
- deterministic, high-performance interrupt handling
- upward compatibility with Cortex-M processor family
- platform security robustness.

The Cortex-M0+ processor is built on a highly area and power optimized 32-bit processor core, with a 2-stage pipeline von Neumann architecture. The processor delivers exceptional energy efficiency through a small but powerful instruction set and extensively optimized design, providing high-end processing hardware including a single-cycle multiplier.


The Cortex-M0+ processor provides the exceptional performance expected of a modern 32-bit architecture, with a higher code density than other 8-bit and 16-bit microcontrollers.

Owing to its embedded ARM core, the STM32L031x4/6 are compatible with all ARM tools and software.

Nested vectored interrupt controller (NVIC)

The ultra-low-power STM32L031x4/6 embed a nested vectored interrupt controller able to handle up to 32 maskable interrupt channels and 4 priority levels.

Figure 2. Clock tree



2. This mode allows using the USART as an SPI master.

3.15.3 Low-power universal asynchronous receiver transmitter (LPUART)

The devices embed one Low-power UART. The LPUART supports asynchronous serial communication with minimum power consumption. It supports half duplex single wire communication and modem operations (CTS/RTS). It allows multiprocessor communication.

The LPUART has a clock domain independent from the CPU clock, and can wake up the system from Stop mode using baudrates up to 46 Kbaud. The Wakeup events from Stop mode are programmable and can be:

- Start bit detection
- Or any received data frame
- Or a specific programmed data frame

Only a 32.768 kHz clock (LSE) is needed to allow LPUART communication up to 9600 baud. Therefore, even in Stop mode, the LPUART can wait for an incoming frame while having an extremely low energy consumption. Higher speed clock can be used to reach higher baudrates.

LPUART interface can be served by the DMA controller.

3.15.4 Serial peripheral interface (SPI)

The SPI is able to communicate at up to 16 Mbits/s in slave and master modes in full-duplex and half-duplex communication modes. The 3-bit prescaler gives 8 master mode frequencies and the frame is configurable to 8 bits or 16 bits. The hardware CRC generation/verification supports basic SD Card/MMC modes.

The USARTs with synchronous capability can also be used as SPI master.

The SPI can be served by the DMA controller.

Refer to [Table 13](#) for the supported modes and features of SPI interface.

Table 13. SPI implementation

SPI features ⁽¹⁾	SPI1
Hardware CRC calculation	X
I2S mode	-
TI mode	X

1. X = supported.

3.16 Cyclic redundancy check (CRC) calculation unit

The CRC (cyclic redundancy check) calculation unit is used to get a CRC code using a configurable generator polynomial value and size.

Among other applications, CRC-based techniques are used to verify data transmission or storage integrity. In the scope of the EN/IEC 60335-1 standard, they offer a means of verifying the Flash memory integrity. The CRC calculation unit helps compute a signature of

Table 15. Pin definitions

Pin Number							Pin name (function after reset)	Pin type	I/O structure	Note	Alternate functions	Additional functions
TSSOP20	WLCSP25 ⁽¹⁾	UFQFPN28	UFQFPN28 (STM32L031GxUxS only)	LQFP32	UFQFPN32 ⁽²⁾	LQFP48						
-	-	-	-	-	-	2	PC13- ANTI_TAMP	I/O	FT	-	-	TAMP1/WKUP2
2	B5	2	2	2	2	3	PC14- OSC32_IN	I/O	TC	-	-	OSC32_IN
3	C5	3	3	3	3	4	PC15- OSC32_OUT	I/O	TC	-	-	OSC32_OUT
-	-	-	-	-	-	5	PH0-OSC_IN	I/O	TC	-	-	-
-	-	-	-	-	-	6	PH1- OSC_OUT	I/O	TC	-	-	-
4	D5	4	4	4	4	7	NRST	I/O	-	-	-	-
-	-	-	-	-	-	1	PC0	I/O	FT	-	LPTIM1_IN1, EVENTOUT, LPUART1_RX	-
-	E1	-	-	-	"0"	8	VSSA	S	-	-	-	-
5	C4	5	5	5	5	9	VDDA	S	-	-	-	-
6	E5	6	6	6	6	-	PA0-CK_IN	I/O	TC	-	LPTIM1_IN1, TIM2_CH1, USART2_CTS, TIM2_ETR, COMP1_OUT	COMP1_INM6, ADC_IN0, RTC_TAMP2/WKUP1
-	-	-	-	-	-	10	PA0	I/O	TC	-	LPTIM1_IN1, TIM2_CH1, USART2_CTS, TIM2_ETR, COMP1_OUT	COMP1_INM6, ADC_IN0, RTC_TAMP2/WKUP1

Table 15. Pin definitions (continued)

Pin Number							Pin name (function after reset)	Pin type	I/O structure	Note	Alternate functions	Additional functions
TSSOP20	WLCSP25 ⁽¹⁾	UFQFPN28	UFQFPN28 (STM32L031GxUxS only)	LQFP32	UFQFPN32 ⁽²⁾	LQFP48						
-	-	-	-	-	-	27	PB14	I/O	FT	-	SPI1_MISO, RTC_OUT, TIM21_CH2, LPUART1_RTS	-
-	-	-	-	-	-	28	PB15	I/O	FT	-	SPI1_MOSI, RTC_REFIN	-
-	C1	18	18	18	18	29	PA8	I/O	FT	-	MCO, LPTIM1_IN1, EVENTOUT, USART2_CK, TIM2_CH1	-
17	B1	19	19	19	19	30	PA9	I/O	FTf	-	MCO, I2C1_SCL, USART2_TX, TIM22_CH1	-
18	C2	20	20	20	20	31	PA10	I/O	FTf	-	I2C1_SDA, USART2_RX, TIM22_CH2	-
-	-	-	-	21	21	32	PA11	I/O	FT	-	SPI1_MISO, EVENTOUT, USART2_CTS, TIM21_CH2, COMP1_OUT	-
-	-	-	-	22	22	33	PA12	I/O	FT	-	SPI1_MOSI, EVENTOUT, USART2_RTS, COMP2_OUT	-
19	A1	21	21	23	23	34	PA13	I/O	FT	-	SWDIO, LPTIM1_ETR, LPUART1_RX	-

Table 15. Pin definitions (continued)


Pin Number							Pin name (function after reset)	Pin type	I/O structure	Note	Alternate functions	Additional functions
TSSOP20	WLCSP25 ⁽¹⁾	UFQFPN28	UFQFPN28 (STM32L031GxUxS only)	LQFP32	UFQFPN32 ⁽²⁾	LQFP48						
1	A5	27	1	31	31	44	BOOT0	I	-	-	-	-
-	-	-	-	-	32	45	PB8	I/O	FTf	-	I2C1_SCL	-
-	-	-	-	-	-	46	PB9	I/O	FTf	-	EVENTOUT, I2C1_SDA	-
-	-	28	-	32	-	47	VSS	S	-	-	-	-
-	-	1	-	1	1	48	VDD	S	-	-	-	-

1. WLCSP25 package is in development. Its ballout is subject to change.

2. VSS pins are connected to the exposed pad (see [Figure 40: UFQFPN32, 5 x 5 mm, 32-pin package outline](#)).

6.1.6 Power supply scheme

Figure 13. Power supply scheme



6.1.7 Current consumption measurement

Figure 14. Current consumption measurement scheme




Table 32. Typical and maximum current consumptions in Standby mode

Symbol	Parameter	Conditions		Typ	Max ⁽¹⁾	Unit
I _{DD} (Standby)	Supply current in Standby mode	Independent watchdog and LSI enabled	T _A = -40 °C to 25 °C	0.8	1.6	μA
			T _A = 55 °C	0.9	1.8	
			T _A = 85 °C	1	2	
			T _A = 105 °C	1.3	3	
			T _A = 125 °C	2.15	7	
		Independent watchdog and LSI off	T _A = -40 °C to 25 °C	0.255	0.6	
			T _A = 55 °C	0.28	0.7	
			T _A = 85 °C	0.405	1	
			T _A = 105 °C	0.7	1.7	
			T _A = 125 °C	1.55	5	

1. Guaranteed by characterization results at 125 °C, unless otherwise specified

Table 33. Average current consumption during wakeup

Symbol	parameter	System frequency	Current consumption during wakeup	Unit
I _{DD} (WU from Stop)	Supply current during wakeup from Stop mode	HSI	1	mA
		HSI/4	0.7	
		MSI 4,2 MHz	0.7	
		MSI 1,05 MHz	0.4	
		MSI 65 KHz	0.1	
I _{DD} (Reset)	Reset pin pulled down	-	0.21	
I _{DD} (Power Up)	BOR on	-	0.23	
I _{DD} (WU from StandBy)	With Fast wakeup set	MSI 2,1 MHz	0.5	
	With Fast wakeup disabled	MSI 2,1 MHz	0.12	

Table 36. Low-power mode wakeup timings

Symbol	Parameter	Conditions	Typ	Max	Unit
$t_{WUSLEEP}$	Wakeup from Sleep mode	$f_{HCLK} = 32 \text{ MHz}$	7	8	Number of clock cycles
$t_{WUSLEEP_LP}$	Wakeup from Low-power sleep mode, $f_{HCLK} = 262 \text{ kHz}$	$f_{HCLK} = 262 \text{ kHz}$ Flash memory enabled	7	8	
		$f_{HCLK} = 262 \text{ kHz}$ Flash memory switched OFF	9	10	
t_{WUSTOP}	Wakeup from Stop mode, regulator in Run mode	$f_{HCLK} = f_{MSI} = 4.2 \text{ MHz}$	5.0	8	μs
		$f_{HCLK} = f_{HSI} = 16 \text{ MHz}$	4.9	7	
		$f_{HCLK} = f_{HSI}/4 = 4 \text{ MHz}$	8.0	11	
	Wakeup from Stop mode, regulator in low-power mode	$f_{HCLK} = f_{MSI} = 4.2 \text{ MHz}$ Voltage range 1	5.0	8	
		$f_{HCLK} = f_{MSI} = 4.2 \text{ MHz}$ Voltage range 2	5.0	8	
		$f_{HCLK} = f_{MSI} = 4.2 \text{ MHz}$ Voltage range 3	5.0	8	
		$f_{HCLK} = f_{MSI} = 2.1 \text{ MHz}$	7.3	13	
		$f_{HCLK} = f_{MSI} = 1.05 \text{ MHz}$	13	23	
		$f_{HCLK} = f_{MSI} = 524 \text{ kHz}$	28	38	
		$f_{HCLK} = f_{MSI} = 262 \text{ kHz}$	51	65	
		$f_{HCLK} = f_{MSI} = 131 \text{ kHz}$	100	120	
		$f_{HCLK} = f_{MSI} = 65 \text{ kHz}$	200	260	
		$f_{HCLK} = f_{HSI} = 16 \text{ MHz}$	4.9	7	
		$f_{HCLK} = f_{HSI}/4 = 4 \text{ MHz}$	8.0	11	
	Wakeup from Stop mode, regulator in low-power mode, code running from RAM	$f_{HCLK} = f_{HSI} = 16 \text{ MHz}$	4.9	7	
		$f_{HCLK} = f_{HSI}/4 = 4 \text{ MHz}$	7.9	10	
		$f_{HCLK} = f_{MSI} = 4.2 \text{ MHz}$	4.7	8	
$t_{WUSTDBY}$	Wakeup from Standby mode FWU bit = 1	$f_{HCLK} = f_{MSI} = 2.1 \text{ MHz}$	65	130	ms
	Wakeup from Standby mode FWU bit = 0	$f_{HCLK} = f_{MSI} = 2.1 \text{ MHz}$	2.2	3	

High-speed external clock generated from a crystal/ceramic resonator

The high-speed external (HSE) clock can be supplied with a 1 to 25 MHz crystal/ceramic resonator oscillator (LQFP48 package only). All the information given in this paragraph are based on characterization results obtained with typical external components specified in [Table 39](#). In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).


Table 39. HSE oscillator characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
f_{OSC_IN}	Oscillator frequency	-	1		25	MHz
R_F	Feedback resistor	-	-	200	-	k Ω
G_m	Maximum critical crystal transconductance	Startup	-	-	700	$\mu A/V$
$t_{SU(HSE)}^{(2)}$	Startup time	V_{DD} is stabilized	-	2	-	ms

1. Guaranteed by design.
2. Guaranteed by characterization results. $t_{SU(HSE)}$ is the startup time measured from the moment it is enabled (by software) to a stabilized 8 MHz oscillation is reached. This value is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer.

For C_{L1} and C_{L2} , it is recommended to use high-quality external ceramic capacitors in the 5 pF to 25 pF range (typ.), designed for high-frequency applications, and selected to match the requirements of the crystal or resonator (see [Figure 22](#)). C_{L1} and C_{L2} are usually the same size. The crystal manufacturer typically specifies a load capacitance which is the series combination of C_{L1} and C_{L2} . PCB and MCU pin capacitance must be included (10 pF can be used as a rough estimate of the combined pin and board capacitance) when sizing C_{L1} and C_{L2} . Refer to the application note AN2867 "Oscillator design guide for ST microcontrollers" available from the ST website www.st.com.

Figure 22. HSE oscillator circuit diagram



Low-speed internal (LSI) RC oscillator

Table 42. LSI oscillator characteristics

Symbol	Parameter	Min	Typ	Max	Unit
$f_{\text{LSI}}^{(1)}$	LSI frequency	26	38	56	kHz
$D_{\text{LSI}}^{(2)}$	LSI oscillator frequency drift $0^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$	-10	-	4	%
$t_{\text{su(LSI)}}^{(3)}$	LSI oscillator startup time	-	-	200	μs
$I_{\text{DD(LSI)}}^{(3)}$	LSI oscillator power consumption	-	400	510	nA

1. Guaranteed by test in production.

2. This is a deviation for an individual part, once the initial frequency has been measured.

3. Guaranteed by design.

Multi-speed internal (MSI) RC oscillator

Table 43. MSI oscillator characteristics

Symbol	Parameter	Condition	Typ	Max	Unit
f_{MSI}	Frequency after factory calibration, done at $V_{\text{DD}} = 3.3\text{ V}$ and $T_A = 25^{\circ}\text{C}$	MSI range 0	65.5	-	kHz
		MSI range 1	131	-	
		MSI range 2	262	-	
		MSI range 3	524	-	
		MSI range 4	1.05	-	MHz
		MSI range 5	2.1	-	
		MSI range 6	4.2	-	
ACC_{MSI}	Frequency error after factory calibration	-	± 0.5	-	%
$D_{\text{TEMP(MSI)}}^{(1)}$	MSI oscillator frequency drift $0^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$	-	± 3	-	%
$D_{\text{VOLT(MSI)}}^{(1)}$	MSI oscillator frequency drift $1.65\text{ V} \leq V_{\text{DD}} \leq 3.6\text{ V}$, $T_A = 25^{\circ}\text{C}$	-	-	2.5	%/V
$I_{\text{DD(MSI)}}^{(2)}$	MSI oscillator power consumption	MSI range 0	0.75	-	μA
		MSI range 1	1	-	
		MSI range 2	1.5	-	
		MSI range 3	2.5	-	
		MSI range 4	4.5	-	
		MSI range 5	8	-	
		MSI range 6	15	-	

6.3.13 I/O port characteristics

General input/output characteristics

Unless otherwise specified, the parameters given in [Table 53](#) are derived from tests performed under the conditions summarized in [Table 20](#). All I/Os are CMOS and TTL compliant.

Table 53. I/O static characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V_{IL}	Input low level voltage	TC, FT, FTf, RST I/Os	-	-	$0.3V_{DD}$	V
		BOOT0 pin	-	-	$0.14V_{DD}^{(1)}$	
V_{IH}	Input high level voltage	All I/Os	$0.7 V_{DD}$	-	-	
V_{hys}	I/O Schmitt trigger voltage hysteresis ⁽²⁾	Standard I/Os	-	$10\% V_{DD}^{(3)}$	-	
		BOOT0 pin	-	0.01	-	
I_{lkg}	Input leakage current ⁽⁴⁾	$V_{SS} \leq V_{IN} \leq V_{DD}$ All I/Os except PA11, PA12, BOOT0 and FTf I/Os	-	-	± 50	nA
		$V_{SS} \leq V_{IN} \leq V_{DD}$ PA11 and PA12 I/Os	-	-	-50/+250	
		$V_{SS} \leq V_{IN} \leq V_{DD}$ FTf I/Os	-	-	± 100	
		$V_{DD} \leq V_{IN} \leq 5 V$ All I/Os except for PA11, PA12, BOOT0 and FTf I/Os	-	-	200	
		$V_{DD} \leq V_{IN} \leq 5 V$ FTf I/Os	-	-	500	
		$V_{DD} \leq V_{IN} \leq 5 V$ PA11, PA12 and BOOT0	-	-	10	μA
R_{PU}	Weak pull-up equivalent resistor ⁽⁵⁾	$V_{IN} = V_{SS}$	30	45	60	$k\Omega$
R_{PD}	Weak pull-down equivalent resistor ⁽⁵⁾	$V_{IN} = V_{DD}$	30	45	60	$k\Omega$
C_{IO}	I/O pin capacitance	-	-	5	-	pF

1. Guaranteed by characterization.

2. Hysteresis voltage between Schmitt trigger switching levels. Guaranteed by characterization results.

3. With a minimum of 200 mV. Guaranteed by characterization results.

4. The max. value may be exceeded if negative current is injected on adjacent pins.

5. Pull-up and pull-down resistors are designed with a true resistance in series with a switchable PMOS/NMOS. This MOS/NMOS contribution to the series resistance is minimum (~10% order).

Table 58. R_{AIN} max for $f_{ADC} = 16 \text{ MHz}^{(1)}$

T_s (cycles)	t_s (μs)	R_{AIN} max for fast channels ($k\Omega$)	R_{AIN} max for standard channels ($k\Omega$)						
			$V_{DD} > 2.7 \text{ V}$	$V_{DD} > 2.4 \text{ V}$	$V_{DD} > 2.0 \text{ V}$	$V_{DD} > 1.8 \text{ V}$	$V_{DD} > 1.75 \text{ V}$	$V_{DD} > 1.65 \text{ V}$ and $T_A > -10^\circ\text{C}$	$V_{DD} > 1.65 \text{ V}$ and $T_A > 25^\circ\text{C}$
1.5	0.09	0.5	< 0.1	NA	NA	NA	NA	NA	NA
3.5	0.22	1	0.2	< 0.1	NA	NA	NA	NA	NA
7.5	0.47	2.5	1.7	1.5	< 0.1	NA	NA	NA	NA
12.5	0.78	4	3.2	3	1	NA	NA	NA	NA
19.5	1.22	6.5	5.7	5.5	3.5	NA	NA	NA	< 0.1
39.5	2.47	13	12.2	12	10	NA	NA	NA	5
79.5	4.97	27	26.2	26	24	< 0.1	NA	NA	19
160.5	10.03	50	49.2	49	47	32	< 0.1	< 0.1	42

1. Guaranteed by design.

Table 59. ADC accuracy⁽¹⁾⁽²⁾⁽³⁾

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
ET	Total unadjusted error	$1.65 \text{ V} < V_{DDA} < 3.6 \text{ V}$, range 1/2/3	-	2	4	LSB
EO	Offset error		-	1	2.5	
EG	Gain error		-	1	2	
EL	Integral linearity error		-	1.5	2.5	
ED	Differential linearity error		-	1	1.5	
ENOB	Effective number of bits		10.2	11		bits
	Effective number of bits (16-bit mode oversampling with ratio =256) ⁽⁴⁾		11.3	12.1	-	
SINAD	Signal-to-noise distortion		63	69	-	dB
SNR	Signal-to-noise ratio		63	69	-	
	Signal-to-noise ratio (16-bit mode oversampling with ratio =256) ⁽⁴⁾		70	76	-	
THD	Total harmonic distortion		-	-85	-73	

1. ADC DC accuracy values are measured after internal calibration.
2. ADC Accuracy vs. Negative Injection Current: Injecting negative current on any of the standard (non-robust) analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to standard analog pins which may potentially inject negative current. Any positive injection current within the limits specified for $I_{INJ(PIN)}$ and $\Sigma I_{INJ(PIN)}$ in [Section 6.3.12](#) does not affect the ADC accuracy.
3. Better performance may be achieved in restricted V_{DDA} , frequency and temperature ranges.
4. This number is obtained by the test board without additional noise, resulting in non-optimized value for oversampling mode.

Table 63. Comparator 2 characteristics

Symbol	Parameter	Conditions	Min	Typ	Max ⁽¹⁾	Unit
V _{DDA}	Analog supply voltage	-	1.65	-	3.6	V
V _{IN}	Comparator 2 input voltage range	-	0	-	V _{DDA}	V
t _{START}	Comparator startup time	Fast mode	-	15	20	μs
		Slow mode	-	20	25	
t _{d slow}	Propagation delay ⁽²⁾ in slow mode	1.65 V ≤ V _{DDA} ≤ 2.7 V	-	1.8	3.5	
		2.7 V ≤ V _{DDA} ≤ 3.6 V	-	2.5	6	
t _{d fast}	Propagation delay ⁽²⁾ in fast mode	1.65 V ≤ V _{DDA} ≤ 2.7 V	-	0.8	2	
		2.7 V ≤ V _{DDA} ≤ 3.6 V	-	1.2	4	
V _{offset}	Comparator offset error		-	±4	±20	mV
dThreshold/ dt	Threshold voltage temperature coefficient	V _{DDA} = 3.3V T _A = 0 to 50 °C V ₋ = V _{REFINT} , 3/4 V _{REFINT} , 1/2 V _{REFINT} , 1/4 V _{REFINT}	-	15	30	ppm /°C
I _{COMP2}	Current consumption ⁽³⁾	Fast mode	-	3.5	5	μA
		Slow mode	-	0.5	2	

1. Guaranteed by characterization results.
2. The delay is characterized for 100 mV input step with 10 mV overdrive on the inverting input, the non-inverting input set to the reference.
3. Comparator consumption only. Internal reference voltage (necessary for comparator operation) is not included.

6.3.18 Timer characteristics

TIM timer characteristics

The parameters given in the [Table 64](#) are guaranteed by design.

Refer to [Section 6.3.13: I/O port characteristics](#) for details on the input/output alternate function characteristics (output compare, input capture, external clock, PWM output).

Table 64. TIMx⁽¹⁾ characteristics

Symbol	Parameter	Conditions	Min	Max	Unit
t _{res(TIM)}	Timer resolution time		1	-	t _{TIMxCLK}
		f _{TIMxCLK} = 32 MHz	31.25	-	ns
f _{EXT}	Timer external clock frequency on CH1 to CH4		0	f _{TIMxCLK} /2	MHz
		f _{TIMxCLK} = 32 MHz	0	16	MHz
Res _{TIM}	Timer resolution	-		16	bit

USART/LPUART characteristics

The parameters given in the following table are guaranteed by design.

Table 66. USART/LPUART characteristics

Symbol	Parameter	Conditions	Typ	Max	Unit
$t_{WUUSART}$	Wakeup time needed to calculate the maximum USART/LPUART baudrate allowing to wake up from Stop mode	Stop mode with main regulator in Run mode, Range 2 or 3	-	8.7	μs
		Stop mode with main regulator in Run mode, Range 1	-	8.1	
		Stop mode with main regulator in low-power mode, Range 2 or 3	-	12	
		Stop mode with main regulator in low-power mode, Range 1	-	11.4	

Table 69. SPI characteristics in voltage Range 3 ⁽¹⁾

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
f_{SCK} $1/t_c(SCK)$	SPI clock frequency	Master mode	-	-	2	MHz
		Slave mode			$2^{(2)}$	
$Duty_{(SCK)}$	Duty cycle of SPI clock frequency	Slave mode	30	50	70	%
$t_{su}(NSS)$	NSS setup time	Slave mode, SPI presc = 2	$4 \cdot T_{pclk}$	-	-	ns
$t_h(NSS)$	NSS hold time	Slave mode, SPI presc = 2	$2 \cdot T_{pclk}$	-	-	
$t_w(SCKH)$ $t_w(SCKL)$	SCK high and low time	Master mode	$T_{pclk} - 2$	T_{pclk}	$T_{pclk} + 2$	
$t_{su}(MI)$	Data input setup time	Master mode	28.5	-	-	
$t_{su}(SI)$		Slave mode	22	-	-	
$t_h(MI)$	Data input hold time	Master mode	7	-	-	
$t_h(SI)$		Slave mode	5	-	-	
$t_a(SO)$	Data output access time	Slave mode	30	-	70	
$t_{dis}(SO)$	Data output disable time	Slave mode	40	-	80	
$t_v(SO)$	Data output valid time	Slave mode	-	53	86	
		Master mode	-	30	54	
$t_v(MO)$	Data output hold time	Slave mode	18	-	-	
$t_h(SO)$		Master mode	8	-	-	

1. Guaranteed by characterization results.

2. The maximum SPI clock frequency in slave transmitter mode is determined by the sum of $t_v(SO)$ and $t_{su}(MI)$ which has to fit into SCK low or high phase preceding the SCK sampling edge. This value can be achieved when the SPI communicates with a master having $t_{su}(MI) = 0$ while $Duty_{(SCK)} = 50\%$.

Figure 31. SPI timing diagram - slave mode and CPHA = 0





Figure 35. LQFP48 recommended footprint




1. Dimensions are expressed in millimeters.

LQFP48 device marking

The following figure gives an example of topside marking versus pin 1 position identifier location.


Figure 36. Example of LQFP48 marking (package top view)



1. Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering samples to run qualification activity.

7.2 LQFP32 package information

Figure 37. LQFP32, 7 x 7 mm, 32-pin low-profile quad flat package outline



1. Drawing is not to scale.