

Welcome to [E-XFL.COM](https://www.e-xfl.com)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Active
Core Processor	ARM® Cortex®-M0+
Core Size	32-Bit Single-Core
Speed	32MHz
Connectivity	I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number of I/O	27
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	1K x 8
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 10x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	32-UFQFN Exposed Pad
Supplier Device Package	32-UFQFPN (5x5)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm32l031k6u7

Contents

1	Introduction	9
2	Description	10
2.1	Device overview	11
2.2	Ultra-low-power device continuum	14
3	Functional overview	15
3.1	Low-power modes	15
3.2	Interconnect matrix	19
3.3	ARM® Cortex®-M0+ core	20
3.4	Reset and supply management	21
3.4.1	Power supply schemes	21
3.4.2	Power supply supervisor	21
3.4.3	Voltage regulator	22
3.4.4	Boot modes	22
3.5	Clock management	23
3.6	Low-power real-time clock and backup registers	25
3.7	General-purpose inputs/outputs (GPIOs)	25
3.8	Memories	26
3.9	Direct memory access (DMA)	26
3.10	Analog-to-digital converter (ADC)	26
3.11	Temperature sensor	27
3.11.1	Internal voltage reference (V_{REFINT})	27
3.12	Ultra-low-power comparators and reference voltage	28
3.13	System configuration controller	28
3.14	Timers and watchdogs	28
3.14.1	General-purpose timers (TIM2, TIM21 and TIM22)	29
3.14.2	Low-power Timer (LPTIM)	29
3.14.3	SysTick timer	29
3.14.4	Independent watchdog (IWDG)	30
3.14.5	Window watchdog (WWDG)	30
3.15	Communication interfaces	30

List of tables

Table 1.	Device summary	1
Table 2.	Ultra-low-power STM32L031x4/x6 device features and peripheral counts.	11
Table 3.	Functionalities depending on the operating power supply range	17
Table 4.	CPU frequency range depending on dynamic voltage scaling	17
Table 5.	Functionalities depending on the working mode (from Run/active down to standby)	17
Table 6.	STM32L0xx peripherals interconnect matrix	19
Table 7.	Temperature sensor calibration values.	27
Table 8.	Internal voltage reference measured values.	27
Table 9.	Timer feature comparison.	28
Table 10.	Comparison of I2C analog and digital filters	30
Table 11.	STM32L031x4/6 I ² C implementation	31
Table 12.	USART implementation	31
Table 13.	SPI implementation.	32
Table 14.	Legend/abbreviations used in the pinout table	37
Table 15.	Pin definitions	38
Table 16.	Alternate functions	44
Table 17.	Voltage characteristics	49
Table 18.	Current characteristics	50
Table 19.	Thermal characteristics.	50
Table 20.	General operating conditions	51
Table 21.	Embedded reset and power control block characteristics.	52
Table 22.	Embedded internal reference voltage calibration values	54
Table 23.	Embedded internal reference voltage.	54
Table 24.	Current consumption in Run mode, code with data processing running from Flash memory.	56
Table 25.	Current consumption in Run mode vs code type, code with data processing running from Flash memory	56
Table 26.	Current consumption in Run mode, code with data processing running from RAM	58
Table 27.	Current consumption in Run mode vs code type, code with data processing running from RAM	58
Table 28.	Current consumption in Sleep mode	59
Table 29.	Current consumption in Low-power run mode	60
Table 30.	Current consumption in Low-power Sleep mode	61
Table 31.	Typical and maximum current consumptions in Stop mode	62
Table 32.	Typical and maximum current consumptions in Standby mode	63
Table 33.	Average current consumption during wakeup	63
Table 34.	Peripheral current consumption in Run or Sleep mode	64
Table 35.	Peripheral current consumption in Stop and Standby mode	65
Table 36.	Low-power mode wakeup timings	66
Table 37.	High-speed external user clock characteristics.	67
Table 38.	Low-speed external user clock characteristics	68
Table 39.	HSE oscillator characteristics	69
Table 40.	LSE oscillator characteristics	70
Table 41.	16 MHz HSI16 oscillator characteristics	71
Table 42.	LSI oscillator characteristics	72
Table 43.	MSI oscillator characteristics	72
Table 44.	PLL characteristics	73

Figure 44.	UFQFPN28 recommended footprint.	105
Figure 45.	Example of UFQFPN28 marking (package top view)	105
Figure 46.	WLCSP25 - 2.097 x 2.493 mm, 0.400 mm pitch wafer level chip scale package outline.	106
Figure 47.	WLCSP25 - 2.097 x 2.493 mm, 0.400 mm pitch wafer level chip scale recommended footprint.	107
Figure 48.	Example of WLCSP25 marking (package top view)	108
Figure 49.	TSSOP20 – 20-lead thin shrink small outline, 6.5 x 4.4 mm, 0.65 mm pitch, package outline.	109
Figure 50.	TSSOP20 – 20-lead thin shrink small outline, 6.5 x 4.4 mm, 0.65 mm pitch, package footprint	110
Figure 51.	Example of TSSOP20 marking (package top view)	111
Figure 52.	Thermal resistance	113

3 Functional overview

3.1 Low-power modes

The ultra-low-power STM32L031x4/6 supports dynamic voltage scaling to optimize its power consumption in Run mode. The voltage from the internal low-drop regulator that supplies the logic can be adjusted according to the system's maximum operating frequency and the external voltage supply.

There are three power consumption ranges:

- Range 1 (V_{DD} range limited to 1.71-3.6 V), with the CPU running at up to 32 MHz
- Range 2 (full V_{DD} range), with a maximum CPU frequency of 16 MHz
- Range 3 (full V_{DD} range), with a maximum CPU frequency limited to 4.2 MHz

Seven low-power modes are provided to achieve the best compromise between low-power consumption, short startup time and available wakeup sources:

- **Sleep mode**

In Sleep mode, only the CPU is stopped. All peripherals continue to operate and can wake up the CPU when an interrupt/event occurs. Sleep mode power consumption at 16 MHz is about 1 mA with all peripherals off.

- **Low-power run mode**

This mode is achieved with the multispeed internal (MSI) RC oscillator set to the low-speed clock (max 131 kHz), execution from SRAM or Flash memory, and internal regulator in low-power mode to minimize the regulator's operating current. In Low-power run mode, the clock frequency and the number of enabled peripherals are both limited.

- **Low-power sleep mode**

This mode is achieved by entering Sleep mode with the internal voltage regulator in low-power mode to minimize the regulator's operating current. In Low-power sleep mode, both the clock frequency and the number of enabled peripherals are limited; a typical example would be to have a timer running at 32 kHz.

When wakeup is triggered by an event or an interrupt, the system reverts to the Run mode with the regulator on.

- **Stop mode with RTC**

The Stop mode achieves the lowest power consumption while retaining the RAM and register contents and real time clock. All clocks in the V_{CORE} domain are stopped, the PLL, MSI RC, HSE and HSI RC oscillators are disabled. The LSE or LSI is still running. The voltage regulator is in the low-power mode.

Some peripherals featuring wakeup capability can enable the HSI RC during Stop mode to detect their wakeup condition.

The device can be woken up from Stop mode by any of the EXTI line, in 3.5 μ s, the processor can serve the interrupt or resume the code. The EXTI line source can be any GPIO. It can be the PVD output, the comparator 1 event or comparator 2 event

**Table 5. Functionalities depending on the working mode
(from Run/active down to standby) (continued)⁽¹⁾**

IPs	Run/Active	Sleep	Low-power run	Low-power sleep	Stop		Standby	
						Wakeup capability		Wakeup capability
Power-on/down reset (POR/PDR)	Y	Y	Y	Y	Y	Y	Y	Y
High Speed Internal (HSI)	O	O	--	--	(2)		--	
High Speed External (HSE)	O	O	O	O	--		--	
Low Speed Internal (LSI)	O	O	O	O	O		O	
Low Speed External (LSE)	O	O	O	O	O		O	
Multi-Speed Internal (MSI)	O	O	Y	Y	--		--	
Inter-Connect Controller	Y	Y	Y	Y	Y		--	
RTC	O	O	O	O	O	O	O	
RTC Tamper	O	O	O	O	O	O	O	O
Auto WakeUp (AWU)	O	O	O	O	O	O	O	O
USART	O	O	O	O	O ⁽³⁾	O	--	
LPUART	O	O	O	O	O ⁽³⁾	O	--	
SPI	O	O	O	O	--		--	
I2C	O	O	O	O	O ⁽⁴⁾	O	--	
ADC	O	O	--	--	--		--	
Temperature sensor	O	O	O	O	O		--	
Comparators	O	O	O	O	O	O	--	
16-bit timers	O	O	O	O	--		--	
LPTIMER	O	O	O	O	O	O		
IWDG	O	O	O	O	O	O	O	O
WWDG	O	O	O	O	--		--	
SysTick Timer	O	O	O	O			--	
GPIOs	O	O	O	O	O	O		2 pins
Wakeup time to Run mode	0 µs	0.36 µs	3 µs	32 µs	3.5 µs		65 µs	

3.12 Ultra-low-power comparators and reference voltage

The STM32L031x4/6 embed two comparators sharing the same current bias and reference voltage. The reference voltage can be internal or external (coming from an I/O).

- One comparator with ultra low consumption
- One comparator with rail-to-rail inputs, fast or slow mode.
- The threshold can be one of the following:
 - External I/O pins
 - Internal reference voltage (V_{REFINT})
 - submultiple of Internal reference voltage (1/4, 1/2, 3/4) for the rail to rail comparator.

Both comparators can wake up the devices from Stop mode, and be combined into a window comparator.

The internal reference voltage is available externally via a low-power / low-current output buffer (driving current capability of 1 μ A typical).

3.13 System configuration controller

The system configuration controller provides the capability to remap some alternate functions on different I/O ports.

The highly flexible routing interface allows the application firmware to control the routing of different I/Os to the TIM2, TIM21, TIM22 and LPTIM timer input captures. It also controls the routing of internal analog signals to the ADC, COMP1 and COMP2 and the internal reference voltage V_{REFINT} .

3.14 Timers and watchdogs

The ultra-low-power STM32L031x4/6 devices include three general-purpose timers, one low-power timer (LPTM), two watchdog timers and the SysTick timer.

[Table 9](#) compares the features of the general-purpose and basic timers.

Table 9. Timer feature comparison

Timer	Counter resolution	Counter type	Prescaler factor	DMA request generation	Capture/compare channels	Complementary outputs
TIM2	16-bit	Up, down, up/down	Any integer between 1 and 65536	Yes	4	No
TIM21, TIM22	16-bit	Up, down, up/down	Any integer between 1 and 65536	No	2	No

Table 11. STM32L031x4/6 I²C implementation

I2C features ⁽¹⁾	I2C1
7-bit addressing mode	X
10-bit addressing mode	X
Standard mode (up to 100 kbit/s)	X
Fast mode (up to 400 kbit/s)	X
Fast Mode Plus with 20 mA output drive I/Os (up to 1 Mbit/s)	X ⁽²⁾
Independent clock	X
SMBus	X
Wakeup from STOP	X

1. X = supported.

2. See [Table 15: Pin definitions on page 38](#) for the list of I/Os that feature Fast Mode Plus capability

3.15.2 Universal synchronous/asynchronous receiver transmitter (USART)

The USART interface (USART2) is able to communicate at speeds of up to 4 Mbit/s.

it provides hardware management of the CTS, RTS and RS485 driver enable (DE) signals, multiprocessor communication mode, master synchronous communication and single-wire half-duplex communication mode. USART2 also supports Smartcard communication (ISO 7816), IrDA SIR ENDEC, LIN Master/Slave capability, auto baud rate feature and has a clock domain independent from the CPU clock that allows to wake up the MCU from Stop mode using baudrates up to 42 Kbaud.

USART2 interface can be served by the DMA controller.

[Table 12](#) for the supported modes and features of USART interface.

Table 12. USART implementation

USART modes/features ⁽¹⁾	USART2
Hardware flow control for modem	X
Continuous communication using DMA	X
Multiprocessor communication	X
Synchronous mode ⁽²⁾	X
Smartcard mode	X
Single-wire half-duplex communication	X
IrDA SIR ENDEC block	X
LIN mode	X
Dual clock domain and wakeup from Stop mode	X
Receiver timeout interrupt	X
Modbus communication	X
Auto baud rate detection (4 modes)	X
Driver Enable	X

1. X = supported.

Table 15. Pin definitions (continued)

Pin Number							Pin name (function after reset)	Pin type	I/O structure	Note	Alternate functions	Additional functions
TSSOP20	WLCSP25 ⁽¹⁾	UFQFPN28	UFQFPN28 (STM32L031GxUxS only)	LQFP32	UFQFPN32 ⁽²⁾	LQFP48						
1	A5	27	1	31	31	44	BOOT0	I	-	-	-	-
-	-	-	-	-	32	45	PB8	I/O	FTf	-	I2C1_SCL	-
-	-	-	-	-	-	46	PB9	I/O	FTf	-	EVENTOUT, I2C1_SDA	-
-	-	28	-	32	-	47	VSS	S	-	-	-	-
-	-	1	-	1	1	48	VDD	S	-	-	-	-

1. WLCSP25 package is in development. Its ballout is subject to change.

2. VSS pins are connected to the exposed pad (see [Figure 40: UFQFPN32, 5 x 5 mm, 32-pin package outline](#)).

6 Electrical characteristics

6.1 Parameter conditions

Unless otherwise specified, all voltages are referenced to V_{SS} .

6.1.1 Minimum and maximum values

Unless otherwise specified the minimum and maximum values are guaranteed in the worst conditions of ambient temperature, supply voltage and frequencies by tests in production on 100% of the devices with an ambient temperature at $T_A = 25\text{ }^{\circ}\text{C}$ and $T_A = T_{A\text{max}}$ (given by the selected temperature range).

Data based on characterization results, design simulation and/or technology characteristics are indicated in the table footnotes and are not tested in production. Based on characterization, the minimum and maximum values refer to sample tests and represent the mean value plus or minus three times the standard deviation ($\text{mean} \pm 3\sigma$).

6.1.2 Typical values

Unless otherwise specified, typical data are based on $T_A = 25\text{ }^{\circ}\text{C}$, $V_{DD} = 3.6\text{ V}$ (for the $1.65\text{ V} \leq V_{DD} \leq 3.6\text{ V}$ voltage range). They are given only as design guidelines and are not tested.

Typical ADC accuracy values are determined by characterization of a batch of samples from a standard diffusion lot over the full temperature range, where 95% of the devices have an error less than or equal to the value indicated ($\text{mean} \pm 2\sigma$).

6.1.3 Typical curves


Unless otherwise specified, all typical curves are given only as design guidelines and are not tested.

6.1.4 Loading capacitor

The loading conditions used for pin parameter measurement are shown in [Figure 11](#).


6.1.5 Pin input voltage

The input voltage measurement on a pin of the device is described in [Figure 12](#).



6.1.6 Power supply scheme

Figure 13. Power supply scheme



6.1.7 Current consumption measurement

Figure 14. Current consumption measurement scheme




Table 18. Current characteristics

Symbol	Ratings	Max.	Unit
$\Sigma I_{VDD}^{(2)}$	Total current into sum of all V_{DD} power lines (source) ⁽¹⁾	105	mA
$\Sigma I_{VSS}^{(2)}$	Total current out of sum of all V_{SS} ground lines (sink) ⁽¹⁾	105	
$I_{VDD(PIN)}$	Maximum current into each V_{DD} power pin (source) ⁽¹⁾	100	
$I_{VSS(PIN)}$	Maximum current out of each V_{SS} ground pin (sink) ⁽¹⁾	100	
I_{IO}	Output current sunk by any I/O and control pin except FTf pins	16	
	Output current sunk by FTf pins	22	
	Output current sourced by any I/O and control pin	-16	
$\Sigma I_{IO(PIN)}^{(3)}$	Total output current sunk by sum of all IOs and control pins ⁽⁴⁾	45	
	Total output current sourced by sum of all IOs and control pins ⁽⁴⁾	-45	
$\Sigma I_{IO(PIN)}^{(5)}$	Total output current sunk by sum of all IOs and control pins ⁽²⁾	90	
	Total output current sourced by sum of all IOs and control pins ⁽²⁾	-90	
$I_{INJ(PIN)}$	Injected current on FT, FFf, RST and B pins	-5/+0 ⁽⁶⁾	
	Injected current on TC pin	± 5 ⁽⁷⁾	
$\Sigma I_{INJ(PIN)}$	Total injected current (sum of all I/O and control pins) ⁽⁸⁾	± 25	

1. All main power (V_{DD} , V_{DDA}) and ground (V_{SS} , V_{SSA}) pins must always be connected to the external power supply, in the permitted range.
2. This current consumption must be correctly distributed over all I/Os and control pins. The total output current must not be sunk/sourced between two consecutive power supply pins referring to high pin count LQFP packages.
3. These values apply only to STM32L031GxUxS part number.
4. This current consumption must be correctly distributed over all I/Os and control pins. In particular, it must be located the closest possible to the couple of supply and ground, and distributed on both sides.
5. These values apply to all part numbers except for STM32L031GxUxS.
6. Positive current injection is not possible on these I/Os. A negative injection is induced by $V_{IN} < V_{SS}$. $I_{INJ(PIN)}$ must never be exceeded. Refer to [Table 17](#) for maximum allowed input voltage values.
7. A positive injection is induced by $V_{IN} > V_{DD}$ while a negative injection is induced by $V_{IN} < V_{SS}$. $I_{INJ(PIN)}$ must never be exceeded. Refer to [Table 17: Voltage characteristics](#) for the maximum allowed input voltage values.
8. When several inputs are submitted to a current injection, the maximum $\Sigma I_{INJ(PIN)}$ is the absolute sum of the positive and negative injected currents (instantaneous values).



Table 19. Thermal characteristics

Symbol	Ratings	Value	Unit
T_{STG}	Storage temperature range	-65 to +150	°C
T_J	Maximum junction temperature	150	°C

Table 31. Typical and maximum current consumptions in Stop mode

Symbol	Parameter	Conditions	Typ	Max ⁽¹⁾	Unit
I_{DD} (Stop)	Supply current in Stop mode	$T_A = -40^{\circ}\text{C}$ to 25°C	0.38	0.99	μA
		$T_A = 55^{\circ}\text{C}$	0.54	1.9	
		$T_A = 85^{\circ}\text{C}$	1.35	4.2	
		$T_A = 105^{\circ}\text{C}$	3.1	9	
		$T_A = 125^{\circ}\text{C}$	7.55	19	

1. Guaranteed by characterization results at 125 °C, unless otherwise specified.

Figure 18. I_{DD} vs V_{DD} , at $T_A = 25/55/ 85/105/125^{\circ}\text{C}$, Stop mode with RTC enabled and running on LSE Low driveFigure 19. I_{DD} vs V_{DD} , at $T_A = 25/55/85/105/125^{\circ}\text{C}$, Stop mode with RTC disabled, all clocks off

On-chip peripheral current consumption

The current consumption of the on-chip peripherals is given in the following tables. The MCU is placed under the following conditions:

- all I/O pins are in input mode with a static value at V_{DD} or V_{SS} (no load)
- all peripherals are disabled unless otherwise mentioned
- the given value is calculated by measuring the current consumption
 - with all peripherals clocked off
 - with only one peripheral clocked on

Table 34. Peripheral current consumption in Run or Sleep mode⁽¹⁾

Peripheral		Typical consumption, $V_{DD} = 3.0\text{ V}$, $T_A = 25\text{ °C}$				Unit
		Range 1, $V_{CORE}=1.8\text{ V}$ $VOS[1:0] = 01$	Range 2, $V_{CORE}=1.5\text{ V}$ $VOS[1:0] = 10$	Range 3, $V_{CORE}=1.2\text{ V}$ $VOS[1:0] = 11$	Low-power sleep and run	
APB1	WWDG	3	2	2	2	$\mu\text{A/MHz (f}_{HCLK})$
	LPUART1	8	6.5	5.5	6	
	I2C1	11	9.5	7.5	9	
	LPTIM1	10	8.5	6.5	8	
	TIM2	10.5	8.5	7	9	
	USART2	14.5	12	9.5	11	
APB2	ADC1 ⁽²⁾	5.5	5	3.5	4	$\mu\text{A/MHz (f}_{HCLK})$
	SPI1	4	3	3	2.5	
	TIM21	7.5	6	5	5.5	
	TIM22	7	6	5	6	
	DBGMCU	1.5	1	1	0.5	
	SYSCFG	2.5	2	2	1.5	
Cortex-M0+ core I/O port	GPIOA	3.5	3	2.5	2.5	$\mu\text{A/MHz (f}_{HCLK})$
	GPIOB	3.5	2.5	2	2.5	
	GPIOC	8.5	6.5	5.5	7	
	GPIOH	1.5	1	1	0.5	
AHB	CRC	1.5	1	1	1	$\mu\text{A/MHz (f}_{HCLK})$
	FLASH	0 ⁽³⁾	0 ⁽³⁾	0 ⁽³⁾	0 ⁽³⁾	
	DMA1	10	8	6.5	8.5	
All enabled		101	83	66	85	
PWR		2.5	2	2	1	$\mu\text{A/MHz (f}_{HCLK})$

1. Data based on differential I_{DD} measurement between all peripherals off and one peripheral with clock enabled, in the following conditions: $f_{HCLK} = 32\text{ MHz}$ (range 1), $f_{HCLK} = 16\text{ MHz}$ (range 2), $f_{HCLK} = 4\text{ MHz}$ (range 3), $f_{HCLK} = 64\text{ kHz}$ (Low-power run/sleep), $f_{APB1} = f_{HCLK}$, $f_{APB2} = f_{HCLK}$, default prescaler value for each peripheral. The CPU is in Sleep mode in both cases. No I/O pins toggling. Not tested in production.

2. HSI oscillator is off for this measure.

3. Current consumption is negligible and close to 0 μA .

Low-speed internal (LSI) RC oscillator

Table 42. LSI oscillator characteristics

Symbol	Parameter	Min	Typ	Max	Unit
$f_{\text{LSI}}^{(1)}$	LSI frequency	26	38	56	kHz
$D_{\text{LSI}}^{(2)}$	LSI oscillator frequency drift $0^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$	-10	-	4	%
$t_{\text{su(LSI)}}^{(3)}$	LSI oscillator startup time	-	-	200	μs
$I_{\text{DD(LSI)}}^{(3)}$	LSI oscillator power consumption	-	400	510	nA

1. Guaranteed by test in production.

2. This is a deviation for an individual part, once the initial frequency has been measured.

3. Guaranteed by design.

Multi-speed internal (MSI) RC oscillator

Table 43. MSI oscillator characteristics

Symbol	Parameter	Condition	Typ	Max	Unit
f_{MSI}	Frequency after factory calibration, done at $V_{\text{DD}} = 3.3\text{ V}$ and $T_A = 25^{\circ}\text{C}$	MSI range 0	65.5	-	kHz
		MSI range 1	131	-	
		MSI range 2	262	-	
		MSI range 3	524	-	MHz
		MSI range 4	1.05	-	
		MSI range 5	2.1	-	
		MSI range 6	4.2	-	
ACC_{MSI}	Frequency error after factory calibration	-	± 0.5	-	%
$D_{\text{TEMP(MSI)}}^{(1)}$	MSI oscillator frequency drift $0^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$	-	± 3	-	%
$D_{\text{VOLT(MSI)}}^{(1)}$	MSI oscillator frequency drift $1.65\text{ V} \leq V_{\text{DD}} \leq 3.6\text{ V}$, $T_A = 25^{\circ}\text{C}$	-	-	2.5	%/V
$I_{\text{DD(MSI)}}^{(2)}$	MSI oscillator power consumption	MSI range 0	0.75	-	μA
		MSI range 1	1	-	
		MSI range 2	1.5	-	
		MSI range 3	2.5	-	
		MSI range 4	4.5	-	
		MSI range 5	8	-	
		MSI range 6	15	-	

Table 44. PLL characteristics (continued)

Symbol	Parameter	Value			Unit
		Min	Typ	Max ⁽¹⁾	
$f_{\text{PLL_OUT}}$	PLL output clock	2	-	32	MHz
t_{LOCK}	PLL input = 16 MHz PLL VCO = 96 MHz	-	115	160	μs
Jitter	Cycle-to-cycle jitter	-		± 600	ps
$I_{\text{DDA}}(\text{PLL})$	Current consumption on V_{DDA}	-	220	450	μA
$I_{\text{DD}}(\text{PLL})$	Current consumption on V_{DD}	-	120	150	

1. Guaranteed by characterization results.

2. Take care of using the appropriate multiplier factors so as to have PLL input clock values compatible with the range defined by $f_{\text{PLL_OUT}}$.

6.3.9 Memory characteristics

RAM memory

Table 45. RAM and hardware registers

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
VRM	Data retention mode ⁽¹⁾	STOP mode (or RESET)	1.65	-	-	V

1. Minimum supply voltage without losing data stored in RAM (in Stop mode or under Reset) or in hardware registers (only in Stop mode).

Flash memory and data EEPROM

Table 46. Flash memory and data EEPROM characteristics

Symbol	Parameter	Conditions	Min	Typ	Max ⁽¹⁾	Unit
V_{DD}	Operating voltage Read / Write / Erase	-	1.65	-	3.6	V
t_{prog}	Programming time for word or half-page	Erasing	-	3.28	3.94	ms
		Programming	-	3.28	3.94	
I_{DD}	Average current during the whole programming / erase operation	$T_{\text{A}} = 25\text{ }^{\circ}\text{C}$, $V_{\text{DD}} = 3.6\text{ V}$	-	500	700	μA
	Maximum current (peak) during the whole programming / erase operation		-	1.5	2.5	mA

1. Guaranteed by design.

These tests are compliant with EIA/JESD 78A IC latch-up standard.

Table 51. Electrical sensitivities

Symbol	Parameter	Conditions	Class
LU	Static latch-up class	$T_A = +125\text{ }^{\circ}\text{C}$ conforming to JESD78A	II level A

6.3.12 I/O current injection characteristics

As a general rule, current injection to the I/O pins, due to external voltage below V_{SS} or above V_{DD} (for standard pins) should be avoided during normal product operation. However, in order to give an indication of the robustness of the microcontroller in cases when abnormal injection accidentally happens, susceptibility tests are performed on a sample basis during device characterization.

Functional susceptibility to I/O current injection

While a simple application is executed on the device, the device is stressed by injecting current into the I/O pins programmed in floating input mode. While current is injected into the I/O pin, one at a time, the device is checked for functional failures.

The failure is indicated by an out of range parameter: ADC error above a certain limit (higher than 5 LSB TUE), out of conventional limits of induced leakage current on adjacent pins (out of $-5\text{ }\mu\text{A}/+0\text{ }\mu\text{A}$ range), or other functional failure (for example reset occurrence oscillator frequency deviation).


The test results are given in the [Table 52](#).

Table 52. I/O current injection susceptibility

Symbol	Description	Functional susceptibility		Unit
		Negative injection	Positive injection	
I_{INJ}	Injected current on BOOT0	-0	NA	mA
	Injected current on PA0, PA2, PA4, PA5, PC15, PH0 and PH1	-5	0	
	Injected current on any other FT and FTf pin	-5 ⁽¹⁾	NA	
	Injected current on any other pin	-5 ⁽¹⁾	+5	

1. It is recommended to add a Schottky diode (pin to ground) to analog pins which may potentially inject negative currents.

Figure 28. Recommended NRST pin protection



1. The reset network protects the device against parasitic resets.
2. The user must ensure that the level on the NRST pin can go below the $V_{IL(NRST)}$ max level specified in [Table 56](#). Otherwise the reset will not be taken into account by the device.

6.3.15 12-bit ADC characteristics

Unless otherwise specified, the parameters given in [Table 57](#) are values derived from tests performed under ambient temperature, f_{PCLK} frequency and V_{DDA} supply voltage conditions summarized in [Table 20: General operating conditions](#).

Note: It is recommended to perform a calibration after each power-up.


Table 57. ADC characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V_{DDA}	Analog supply voltage for ADC on	Fast channel	1.65	-	3.6	V
		Standard channel	1.75 ⁽¹⁾	-	3.6	
$I_{DDA(ADC)}$	Current consumption of the ADC on V_{DDA}	1.14 Msps	-	200	-	μA
		10 ksps	-	40	-	
	Current consumption of the ADC on V_{DD} ⁽²⁾	1.14 Msps	-	70	-	
		10 ksps	-	1	-	
f_{ADC}	ADC clock frequency	Voltage scaling Range 1	0.14	-	16	MHz
		Voltage scaling Range 2	0.14	-	8	
		Voltage scaling Range 3	0.14	-	4	
$f_S^{(3)}$	Sampling rate		0.05	-	1.14	MHz
$f_{TRIG}^{(3)}$	External trigger frequency	$f_{ADC} = 16$ MHz	-	-	941	kHz
			-	-	17	1/ f_{ADC}
V_{AIN}	Conversion voltage range		0	-	V_{DDA}	V
$R_{AIN}^{(3)}$	External input impedance	See Equation 1 and Table 58 for details	-	-	50	kΩ
$R_{ADC}^{(3)(4)}$	Sampling switch resistance		-	-	1	kΩ
$C_{ADC}^{(3)}$	Internal sample and hold capacitor		-	-	8	pF

LQFP32 device marking

The following figure gives an example of topside marking versus pin 1 position identifier location.

Figure 39. Example of LQFP32 marking (package top view)



1. Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering samples to run qualification activity.

Table 79. Document revision history

Date	Revision	Changes
01-Feb-2016	3	<p>Updated number of SPI interfaces on cover page and in Table 2: Ultra-low-power STM32L031x4/x6 device features and peripheral counts.</p> <p>Updated number of GPIOs for devices in UFQFPN28 in Table 2: Ultra-low-power STM32L031x4/x6 device features and peripheral counts.</p> <p>Updated Section 3.4.4: Boot modes.</p> <p>Updated Section 3.15.2: Universal synchronous/asynchronous receiver transmitter (USART) and Section 3.15.4: Serial peripheral interface (SPI) to mention the fact that USARTs with synchronous mode feature can be used as SPI master interfaces.</p> <p>Modified pin 2 in Figure 5: STM32L031x4/6 UFQFPN32 pinout.</p> <p>Added Figure 7: STM32L031GxUxS UFQFPN28 pinout.</p> <p>Table 15: Pin definitions:</p> <ul style="list-style-type: none"> – Added UFQFPN28 for STM32L031GxUxS part number. – Renamed PA0-WKUP-CK_IN into PA0-CK_IN – Renamed PA0-WKUP into PA0 <p>Updated Table 18: Current characteristics to add the total output current for STM32L031GxUxS.</p> <p>Added one power pair option in Table 78: STM32L031x4/6 ordering information scheme.</p>

IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics – All rights reserved