



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Obsolete
Core Processor	80C51
Core Size	8-Bit
Speed	60MHz
Connectivity	SPI, UART/USART
Peripherals	POR, PWM, WDT
Number of I/O	32
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	1.25K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	-
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-LCC (J-Lead)
Supplier Device Package	44-PLCC (16.6x16.6)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/at89c51rb2-slrim

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table 12. Pin Description for 40 - 44 Pin Packages (Continued)

		Pin Num	nber				
Mnemonic	DIL	LCC	VQFP44 1.4	Туре	Name and Function		
				I/O	CEX4: Capture/Compare External I/O for PCA Module 4		
P1.0 - P1.7				I/O	MOSI: SPI Master Output Slave Input line		
					When SPI is in master mode, MOSI outputs data to the slave peripheral. When SPI is in slave mode, MOSI receives data from the master controller.		
XTAL1	19	21	15	I	Crystal 1: Input to the inverting oscillator amplifier and input to the internal clock generator circuits.		
XTAL2	18	20	14	0	Crystal 2: Output from the inverting oscillator amplifier		
P2.0 - P2.7	21 - 28	24 - 31	18 - 25	Ι/Ο	Port 2 : Port 2 is an 8-bit bi-directional I/O port with internal pull-ups. Port 2 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, Port 2 pins that are externally pulled low will source current because of the internal pull-ups. Port 2 emits the high - order address Byte during fetches from external program memory and during accesses to external data memory that use 16-bit addresses (MOVX @DPTR). In this application, it uses strong internal pull-ups emitting 1s. During accesses to external data memory that use 8-bit addresses (MOVX @Ri), port 2 emits the contents of the P2 SFR. Some Port 2 pins receive the high order address bits during EPROM programming and verification: P2.0 to P2.5 for 16 KB devices		
P3.0 - P3.7	10 - 17	11, 13 - 19	5, 7 - 13	I/O	Port 3: Port 3 is an 8-bit bi-directional I/O port with internal pull-ups. Port 3 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, Port 3 pins that are externally pulled low will source current because of the internal pull-ups. Port 3 also serves the special features of the 80C51 family, as listed below.		
	10	11	5	I	RXD (P3.0): Serial input port		
	11	13	7	0	TXD (P3.1): Serial output port		
	12	14	8	I	INTO (P3.2): External interrupt 0		
	13	15	9	I	INT1 (P3.3): External interrupt 1		
	14	16	10	I	T0 (P3.4): Timer 0 external input		
	15	17	11	I	T1 (P3.5): Timer 1 external input		
	16	18	12	0	WR (P3.6): External data memory write strobe		
	17	19	13	0	RD (P3.7): External data memory read strobe		
RST	9	10	4	I/O	Reset: A high on this pin for two machine cycles while the oscillator is running, resets the device. An internal diffused resistor to V_{SS} permits a power-on reset using only an external capacitor to V_{CC} . This pin is an output when the hardware watchdog forces a system reset.		
ALE/PROG	30	33	27	O (I)	Address Latch Enable/Program Pulse: Output pulse for latching the low Byte of the address during an access to external memory. In normal operation, ALE is emitted at a constant rate of 1/6 (1/3 in X2 mode) the oscillator frequency, and can be used for external timing or clocking. Note that one ALE pulse is skipped during each access to external data memory. This pin is also the program pulse input (PROG) during Flash programming. ALE can be disabled by setting SFR's AUXR. 0 bit. With this bit set, ALE will be inactive during internal fetches.		





Table 12. Pin Description for 40 - 44 Pin Packages (Continued)

		Pin Num	nber				
Mnemonic	DIL	LCC	VQFP44 1.4	Туре	Name and Function		
PSEN	29	32	26	0	Program Strobe Enable: The read strobe to external program memory. When executing code from the external program memory, PSEN is activated twice each machine cycle, except that two PSEN activations are skipped during each access to external data memory. PSEN is not activated during fetches from internal program memory.		
EA	31	35	29	I	External Access Enable: $\overrightarrow{\text{EA}}$ must be externally held low to enable the device to fetch code from external program memory locations 0000H to FFFFH (RD). If security level 1 is programmed, $\overrightarrow{\text{EA}}$ will be internally latched on Reset.		



Oscillator

To optimize the power consumption and execution time needed for a specific task, an internal, prescaler feature has been implemented between the oscillator and the CPU and peripherals.

Registers

Table 13. CKRL Register

CKRL - Clock Reload Register (97h)

7		6	5	4	3	2	1	0
CKRL7	С	KRL6	CKRL5	CKRL4	CKRL3	CKRL2	CKRL1	CKRL0
Bit Numb	er	Mne	emonic	Description	-			
7:0		C	CKRL	Clock Reload Prescaler valu	Register			

Reset Value = 1111 1111b

Not bit addressable

Table 14. PCON Register

PCON - Power Control Register (87h)

7	6	i	5	4	3	2	1	0	
SMOD1	SMC	DD0	-	POF	GF1	GF0	PD	IDL	
Bit Numb	er	Bit M	nemonic	Description					
7		S	MOD1	Serial Port Mode bit 1 Set to select double baud rate in mode 1, 2 or 3.					
6 SMOD0		MOD0	Serial Port Mode bit 0 Cleared to select SM0 bit in SCON register. Set to select FE bit in SCON register.						
5 -		-	Reserved The value read from this bit is indeterminate. Do not set this bit.						
4 POF		Power-off Flag Cleared to recognize next reset type. Set by hardware when V _{CC} rises from 0 to its nominal voltage. Can also be set by software.							
3			GF1	General-purpose Flag Cleared by software for general-purpose usage. Set by software for general-purpose usage.					
2 GF0		General-purpose Flag Cleared by software for general-purpose usage. Set by software for general-purpose usage.							
1			PD	Power-down Mode bit Cleared by hardware when reset occurs. Set to enter power-down mode.					
0			IDL	Idle Mode bit Cleared by hardware when interrupt or reset occurs. Set to enter idle mode.					

Reset Value = 00X1 0000b Not bit addressable



- Instructions that use indirect addressing access the Upper 128 Bytes of data RAM. For example: MOV @R0, # data where R0 contains 0A0h, accesses the data Byte at address 0A0h, rather than P2 (whose address is 0A0h).
- The XRAM Bytes can be accessed by indirect addressing, with EXTRAM bit cleared and MOVX instructions. This part of memory that is physically located on-chip, logically occupies the first Bytes of external data memory. The bits XRS0 and XRS1 are used to hide a part of the available XRAM as explained in Table 18. This can be useful if external peripherals are mapped at addresses already used by the internal XRAM.
- With <u>EXTRAM = 0</u>, the XRAM is indirectly addressed, using the MOVX instruction in combination with any of the registers R0, R1 of the selected bank or DPTR. An access to XRAM will not affect ports P0, P2, P3.6 (WR) and P3.7 (RD). For example, with EXTRAM = 0, MOVX @R0, # data where R0 contains 0A0H, accesses the XRAM at address 0A0H rather than external memory. An access to external data memory locations higher than the accessible size of the XRAM will be performed with the MOVX DPTR instructions in the same way as in the standard 80C51, with P0 and P2 as data/address busses, and P3.6 and P3.7 as write and read timing signals. Accesses to XRAM above 0FFH can only be done by the use of DPTR.
- With <u>EXTRAM = 1</u>, MOVX @RI and MOVX @DPTR will be similar to the standard 80C51. MOVX @ Ri will provide an eight-bit address multiplexed with data on Port0 and any output port pins can be used to output higher order address bits. This is to provide the external paging capability. MOVX @DPTR will generate a sixteen-bit address. Port2 outputs the high-order eight address bits (the contents of DPH) while Port0 multiplexes the low-order eight address bits (DPL) with data. MOVX @ RI and MOVX @DPTR will generate either read or write signals on P3.6 (WR) and P3.7 (RD).

The stack pointer (SP) may be located anywhere in the 256 Bytes RAM (lower and upper RAM) internal data memory. The stack may not be located in the XRAM.

The M0 bit allows to stretch the XRAM timings; if M0 is set, the read and write pulses are extended from 6 to 30 clock periods. This is useful to access external slow peripherals.



Figure 9. Auto-Reload Mode Up/Down Counter (DCEN = 1)



Programmable Clock-out Mode In the clock-out mode, Timer 2 operates as a 50% duty-cycle, programmable clock generator (see Figure 10). The input clock increments TL2 at frequency F_{CLK PERIPH}/2. The timer repeatedly counts to overflow from a loaded value. At overflow, the contents of RCAP2H and RCAP2L registers are loaded into TH2 and TL2. In this mode, Timer 2 overflows do not generate interrupts. The formula gives the clock-out frequency as a function of the system oscillator frequency and the value in the RCAP2H and RCAP2L registers:

 $Clock-OutFrequency = \frac{F_{CLKPERIPH}}{4 \times (65536 - RCAP2H/RCAP2L)}$

For a 16 MHz system clock, Timer 2 has a programmable frequency range of 61 Hz $(F_{CLK PERIPH}/2^{16})$ to 4 MHz $(F_{CLK PERIPH}/4)$. The generated clock signal is brought out to T2 pin (P1.0).

Timer 2 is programmed for the clock-out mode as follows:

- Set T2OE bit in T2MOD register.
- Clear C/T2 bit in T2CON register.
- Determine the 16-bit reload value from the formula and enter it in RCAP2H/RCAP2L registers.
- Enter a 16-bit initial value in timer registers TH2/TL2. It can be the same as the reload value or a different one depending on the application.
- To start the timer, set TR2 run control bit in T2CON register.

It is possible to use Timer 2 as a baud rate generator and a clock generator simultaneously. For this configuration, the baud rates and clock frequencies are not independent since both functions use the values in the RCAP2H and RCAP2L registers.



Registers

Table 20. T2CON Register

T2CON - Timer 2 Control Register (C8h)

7	6	5	4	3	2	1	0
TF2	EXF2	RCLK	TCLK	EXEN2	TR2	C/T2#	CP/RL2#
Bit Number	Bit Mnemonic	Description					
7	TF2	Timer 2 Ove Must be clea Set by hardw	r flow Flag red by softwai /are on Timer	e. 2 overflow, if ∣	RCLK = 0 and	J TCLK = 0.	
6	EXF2	Timer 2 Exter Set when a c EXEN2 = 1. When set, ca interrupt is e Must be clea counter mod	ernal Flag capture or a re nuses the CPU nabled. red by softwa e (DCEN = 1)	eload is cause J to vector to ⁻ re. EXF2 does	d by a negativ Fimer 2 interru sn't cause an	e transition or upt routine wh interrupt in Up	n T2EX pin if en Timer 2 o/down
5	RCLK	Receive Clo Cleared to us Set to use Ti	ck Bit se timer 1 ove mer 2 overflor	erflow as recei w as receive c	ve clock for se lock for serial	erial port in mo port in mode	ode 1 or 3. 1 or 3.
4	TCLK	Transmit Cle Cleared to us Set to use Ti	ock Bit se timer 1 ove mer 2 overflo	erflow as trans w as transmit o	mit clock for s clock for seria	erial port in m I port in mode	node 1 or 3. e 1 or 3.
3	EXEN2	Timer 2 Exte Cleared to ig Set to cause detected, if T	ernal Enable nore events o a capture or ïmer 2 is not	Bit on T2EX pin fo reload when a used to clock t	r Timer 2 ope negative tran he serial port	ration. sition on T2E	X pin is
2	TR2	Timer 2 Run Cleared to tu Set to turn of	Control Bit Irn off Timer 2 n Timer 2.				
1	C/T2#	Timer/Coun Cleared for t Set for count for clock out	ter 2 Select E imer operation er operation (mode.	Bit 1 (input from ir input from T2 i	nternal clock s nput pin, fallir	system: F _{CLK F} ng edge trigge	_{>ERIPH}). r). Must be 0
0	CP/RL2#	Timer 2 Cap If RCLK = 1 on Timer 2 o Cleared to an if EXEN2 = 1 Set to captur	ture/Reload or TCLK = 1, verflow. uto-reload on e on negative	Bit CP/RL2# is igi Timer 2 overfl transitions or	nored and tim ows or negati 1 T2EX pin if E	er is forced to ve transitions EXEN2 = 1.	auto-reload on T2EX pin

Reset Value = 0000 0000b Bit addressable





Table 21. T2MOD Register

T2MOD – Timer 2 Mode Control Register (C9h)

7	6	5	4	3	2	1	0		
-	-	-	-	-	-	T2OE	DCEN		
Bit Number	Bit Mnemonic	Description	Description						
7	-	Reserved The value rea	Reserved The value read from this bit is indeterminate. Do not set this bit.						
6	-	Reserved The value rea	ad from this b	it is indetermir	nate. Do not s	et this bit.			
5	-	Reserved The value rea	ad from this b	it is indetermir	nate. Do not s	et this bit.			
4	-	Reserved The value rea	ad from this b	it is indetermir	nate. Do not s	et this bit.			
3	-	Reserved The value rea	ad from this b	it is indetermir	nate. Do not s	et this bit.			
2	-	Reserved The value rea	ad from this b	it is indetermir	nate. Do not s	et this bit.			
1	T2OE	Timer 2 Out Cleared to pr Set to progra	Timer 2 Output Enable Bitt Cleared to program P1.0/T2 as clock input or I/O port. Set to program P1.0/T2 as clock output.						
0	DCEN	Down Count Cleared to di Set to enable	t er Enable Bi sable Timer 2 e Timer 2 as u	i t as up/down c p/down count	counter. er.				

Reset Value = XXXX XX00b Not bit addressable



Pulse Width Modulator Mode

All of the PCA Modules can be used as PWM outputs. Figure 16 shows the PWM function. The frequency of the output depends on the source for the PCA timer. All of the Modules will have the same frequency of output because they all share the PCA timer. The duty cycle of each Module is independently variable using the module's capture register CCAPLn. When the value of the PCA CL SFR is less than the value in the module's CCAPLn SFR the output will be low, when it is equal to or greater than the output will be high. When CL overflows from FF to 00, CCAPLn is reloaded with the value in CCAPHn. This allows updating the PWM without glitches. The PWM and ECOM bits in the module's CCAPMn register must be set to enable the PWM mode.

Figure 16. PCA PWM Mode



PCA Watchdog Timer An on-board watchdog timer is available with the PCA to improve the reliability of the system without increasing chip count. Watchdog timers are useful for systems that are susceptible to noise, power glitches, or electrostatic discharge. Module 4 is the only PCA Module that can be programmed as a watchdog. However, this Module can still be used for other modes if the watchdog is not needed. Figure 14 shows a diagram of how the watchdog works. The user pre-loads a 16-bit value in the compare registers. Just like the other compare modes, this 16-bit value is compared to the PCA timer value. If a match is allowed to occur, an internal reset will be generated. This will not cause the RST pin to be driven high.

In order to hold off the reset, the user has the following three options:

- 1. Periodically change the compare value so it will never match the PCA timer.
- 2. Periodically change the PCA timer value so it will never match the compare values.
- 3. Disable the watchdog by clearing the WDTE bit before a match occurs and then re-enable it.

The first two options are more reliable because the watchdog timer is never disabled as in option #3. If the program counter ever goes astray, a match will eventually occur and cause an internal reset. The second option is also not recommended if other PCA Modules are being used. Remember, the PCA timer is the time base for all modules;

	Figure 19. UART Timings in N	lodes 2 and 3		
	Start	Data byte	Ninth Stop	
	bit		bit bit	
	RI SMOD0=0			
	SMOD0=1]	
	FE		·····	
	SMOD0=1		<i>.</i>	
Automatic Address Recognition	The automatic address recogn nication feature is enabled (SM Implemented in hardware, auto communication feature by al	ition feature is enabled w 12 bit in SCON register is omatic address recognitio lowing the serial port to	hen the multiprocessor comm set). on enhances the multiprocess examine the address of eac	u- or ch
	incoming command frame. Or receiver sets RI bit in SCON re is not interrupted by command	nly when the serial port r gister to generate an inte frames addressed to othe	ecognizes its own address, th rrupt. This ensures that the CP er devices.	וe יU
	If desired, the user may enable	e the automatic address	recognition feature in mode 1.	.In
	the received command frame	address matches the dev	vice's address and is terminate	ed
	by a valid stop bit.			
	To support automatic address a broadcast address.	recognition, a device is in	lentified by a given address ar	nd
	Note: The multiprocessor comr be enabled in mode 0 (i.	munication and automatic a e. setting SM2 bit in SCON	ddress recognition features cann register in mode 0 has no effect).	ıot
Given Address	Each device has an individual register is a mask byte that o device's given address. The do slaves at a time. The following To address a device by its ind	address that is specified contains don't-care bits on't-care bits provide the f example illustrates how a dividual address, the SA	in SADDR register; the SADE (defined by zeros) to form th lexibility to address one or mo a given address is formed. .DEN mask byte must be 113	:N ne re
	For example:			
	SADDR0101 0110b SADEN1111 1100b			
	Given0101 01XXb			
	The following is an example of Slave A:SADDR1111 0001b <u>SADEN1111 1010b</u>	how to use given addres	ses to address different slaves	3:
	Given1111 0X0Xb			
	Slave B:SADDR1111 0011b <u>SADEN1111 1001b</u>			
	Given1111 0XX1b			
	Slave C:SADDR1111 0010b <u>SADEN1111 1101b</u>			
	Given1111 00X1b			





Baud Rates	F _{osc} = 16	. 384 MHz	F _{OSC} = 24MHz		
	BRL	Error (%)	BRL	Error (%)	
115200	247	1.23	243	0.16	
57600	238	1.23	230	0.16	
38400	229	1.23	217	0.16	
28800	220	1.23	204	0.16	
19200	203	0.63	178	0.16	
9600	149	0.31	100	0.16	
4800	43	1.23	-	-	

 Table 34.
 Example of Computed Value When X2=1, SMOD1=1, SPD=1

Table 35. Example of Computed Value When X2=0, SMOD1=0, SPD=0

Baud Rates	F _{OSC} = 16	. 384 MHz	F _{OSC} = 24MHz		
	BRL	Error (%)	BRL	Error (%)	
4800	247	1.23	243	0.16	
2400	238	1.23	230	0.16	
1200	220	1.23	202	3.55	
600	185	0.16	152	0.16	

The baud rate generator can be used for mode 1 or 3 (refer to Figure 20.), but also for mode 0 for UART, thanks to the bit SRC located in BDRCON register (Table 42.)

UART Registers

Table 36. SADEN Register

SADEN - Slave Address Mask Register for UART (B9h)

7	6	5	4	3	2	1	0

Reset Value = 0000 0000b

Table 37. SADDR Register

SADDR - Slave Address Register for UART (A9h)

7	6	5	4	3	2	1	0

Reset Value = 0000 0000b

Table 41. PCON Register

PCON - Power Control Register (87h)

7	6	5	4	3	2	1	0
SMOD1	SMOD0	-	POF	GF1	GF0	PD	IDL
Bit Number	Bit Mnemonic			Desc	ription		
7	SMOD1	Serial port Set to select	Mode bit 1 fo t double bauc	or UART I rate in mode	1, 2 or 3.		
6	SMOD0	Serial port Cleared to s Set to selec	Serial port Mode bit 0 for UART Cleared to select SM0 bit in SCON register. Set to select FE bit in SCON register.				
5	-	Reserved The value re	Reserved The value read from this bit is indeterminate. Do not set this bit.				
4	POF	Power-Off Cleared to r Set by hard by software	Power-Off Flag Cleared to recognize next reset type. Set by hardware when VCC rises from 0 to its nominal voltage. Can also be set by software.				
3	GF1	General pu Cleared by Set by user	General purpose Flag Cleared by user for general purpose usage. Set by user for general purpose usage.				
2	GF0	General pu Cleared by Set by user	General purpose Flag Cleared by user for general purpose usage. Set by user for general purpose usage.				
1	PD	Power-Dow Cleared by I Set to enter	Power-Down mode bit Cleared by hardware when reset occurs. Set to enter power-down mode.				
0	IDL	Idle mode I Cleared by Set to enter	Idle mode bit Cleared by hardware when interrupt or reset occurs. Set to enter idle mode.				

Reset Value = 00X1 0000b Not bit addressable

Power-off flag reset value will be 1 only after a power on (cold reset). A warm reset doesn't affect the value of this bit.





Table 45. IPL0 Register

IPL0 - Interrupt Priority Register (B8h)

7	6	5	4	3	2	1	0
-	PPCL	PT2L	PSL	PT1L	PX1L	PT0L	PX0L
Bit Number	Bit Mnemonic	Description					
7	-	Reserved The value re	ad from this b	oit is indetermi	nate. Do not s	set this bit.	
6	PPCL	PCA Interru see PPCH fo	pt Priority B	it el.			
5	PT2L	Timer 2 Ove see PT2H fo	Timer 2 Overflow Interrupt Priority Bit see PT2H for priority level.				
4	PSL	Serial Port I see PSH for	Serial Port Priority Bit see PSH for priority level.				
3	PT1L	Timer 1 Ove see PT1H fo	erflow Interru	ipt Priority Bi	t		
2	PX1L	External Interset See PX1H for	External Interrupt 1 Priority Bit see PX1H for priority level.				
1	PTOL	Timer 0 Ove see PT0H fo	Timer 0 Overflow Interrupt Priority Bit see PT0H for priority level.				
0	PX0L	External Intersee PX0H for	External Interrupt 0 Priority Bit see PX0H for priority level.				

Reset Value = X000 0000b Bit addressable



Table 52. KBE Register

KBE - Keyboard Input Enable Register (9Dh)

7	6	5	4	3	2	1	0	
KBE7	KBE6	KBE5	KBE4	KBE3	KBE2	KBE1	KBE0	
Bit Number	Bit Mnemonic	Description						
7	KBE7	Keyboard Li Cleared to en Set to enable	Ceyboard Line 7 Enable Bit Cleared to enable standard I/O pin. Set to enable KBF. 7 bit in KBF register to generate an interrupt request.					
6	KBE6	Keyboard Li Cleared to en Set to enable	(eyboard Line 6 Enable Bit Cleared to enable standard I/O pin. Set to enable KBF. 6 bit in KBF register to generate an interrupt request.					
5	KBE5	Keyboard Li Cleared to en Set to enable	Keyboard Line 5 Enable Bit Cleared to enable standard I/O pin. Set to enable KBF. 5 bit in KBF register to generate an interrupt request.					
4	KBE4	Keyboard Li Cleared to en Set to enable	Keyboard Line 4 Enable Bit Cleared to enable standard I/O pin. Set to enable KBF. 4 bit in KBF register to generate an interrupt request.					
3	KBE3	Keyboard Li Cleared to en Set to enable	Keyboard Line 3 Enable Bit Cleared to enable standard I/O pin. Set to enable KBF. 3 bit in KBF register to generate an interrupt request.					
2	KBE2	Keyboard Li Cleared to en Set to enable	Keyboard Line 2 Enable Bit Cleared to enable standard I/O pin. Set to enable KBF. 2 bit in KBF register to generate an interrupt request.					
1	KBE1	Keyboard Li Cleared to en Set to enable	Keyboard Line 1 Enable Bit Cleared to enable standard I/O pin. Set to enable KBF. 1 bit in KBF register to generate an interrupt request.					
0	KBE0	Keyboard L Cleared to en Set to enable	Keyboard Line 0 Enable Bit Cleared to enable standard I/O pin. Set to enable KBF. 0 bit in KBF register to generate an interrupt request.					

Reset Value = 0000 0000b

ONCE[™] Mode (ON Chip Emulation)

The ONCE mode facilitates testing and debugging of systems using AT89C51RB2/RC2 without removing the circuit from the board. The ONCE mode is invoked by driving certain pins of the AT89C51RB2/RC2; the following sequence must be exercised:

- Pull ALE low while the device is in reset (RST high) and PSEN is high.
- Hold ALE low as RST is deactivated.

While the AT89C51RB2/RC2 is in ONCE mode, an emulator or test CPU can be used to drive the circuit. Table 61 shows the status of the port pins during ONCE mode.

Normal operation is restored when normal reset is applied.

Table 61.	External	Pin Status	during	ONCE	Mode
-----------	----------	------------	--------	------	------

ALE	PSEN	Port 0	Port 1	Port 2	Port 3	XTAL1/2
Weak pull-up	Weak pull-up	Float	Weak pull-up	Weak pull-up	Weak pull-up	Active





Table 66.	Program	Lock Bits
-----------	---------	-----------

Program Lock Bits				
Security Level	Security Level LB0 LB1 LB2		LB2	Protection Description
1	U	U	U	No program lock features enabled.
2	Ρ	U	U	MOVC instruction executed from external program memory is disabled from fetching code Bytes from internal memory, \overline{EA} is sampled and latched on reset, and further parallel programming of the Flash is disabled. ISP and software programming with API are still allowed.
3	х	Р	U	Same as 2, also verify through parallel programming interface is disabled.
4	Х	Х	Р	Same as 3, also external execution is disabled. (Default)

Note: U: unprogrammed or "one" level.

P: programmed or "zero" level.

X: don't care

WARNING: Security level '2' and '3' should only be programmed after Flash and code verification.

These security bits protect the code access through the parallel programming interface. They are set by default to level 4. The code access through the ISP is still possible and is controlled by the "software security bits" which are stored in the extra Flash memory accessed by the ISP firmware.

To load a new application with the parallel programmer, a chip erase must first be done. This will set the HSB in its inactive state and will erase the Flash memory. The part reference can always be read using Flash parallel programming modes.

The default value of the HSB provides parts ready to be programmed with ISP:

- BLJB: Programmed force ISP operation.
- X2: Unprogrammed to force X1 mode (Standard Mode).
- XRAM: Unprogrammed to valid XRAM
- LB2-0: Security level four to protect the code from a parallel access with maximum security.

Software Registers

Default Values

Several registers are used, in factory and by parallel programmers, to make copies of hardware registers contents. These values are used by Atmel ISP.

These registers are in the "Extra Flash Memory" part of the Flash memory. This block is also called "XAF" or eXtra Array Flash. They are accessed in the following ways:

- Commands issued by the parallel memory programmer.
- Commands issued by the ISP software.
- Calls of API issued by the application software.

Several software registers are described in Table 67.

Mnemonic	Definition	Default value	Description
SBV	Software Boot Vector	FCh	
HSB	Hardware security Byte	101x 1011b	
BSB	Boot Status Byte	0FFh	
SSB	Software Security Byte	FFh	
	Copy of the Manufacturer Code	58h	ATMEL
	Copy of the Device ID #1: Family Code	D7h	C51 X2, Electrically Erasable
	Copy of the Device ID #2: memories	F7h	AT89C51RB2/RC2 32KB
	size and type	FBh	AT89C51RB2/RC2 16 KB
	Copy of the Device ID #3: name and revision	EFh	AT89C51RB2/RC2 32KB, Revision 0
		FFh	AT89C51RB2/RC2 16 KB, Revision 0

Table 67.	Default	Values
-----------	---------	--------

After programming the part by ISP, the BSB must be cleared (00h) in order to allow the application to boot at 0000h.

The content of the Software Security Byte (SSB) is described in Table 67 and Table 69.

To assure code protection from a parallel access, the HSB must also be at the required level.

Table 68.	Software	Security	Bvte
	Continuito	Coounty	2,10

7	6	5	4	3	2	1	0	
-	-	-	-	-	-	LB1	LB0	
Bit Number	Bit Mnemonic	Description						
7	-	Reserved Do not clear t	his bit.					
6	-	Reserved Do not clear t	Reserved Do not clear this bit.					
5	-	Reserved Do not clear t	Reserved Do not clear this bit.					
4	-	Reserved Do not clear t	his bit.					
3	-	Reserved Do not clear t	Reserved Do not clear this bit.					
2	-	Reserved Do not clear t	Reserved Do not clear this bit.					
1-0	LB1-0	User Memor see Table 69	User Memory Lock Bits see Table 69					

The two lock bits provide different levels of protection for the on-chip code and data, when programmed as shown in Table 69.





Example

Programming Data (write 55h at address 0010h in the Flash)

HOST	: 01	0010 00 55 9A
BOOTLOADER	: 01	0010 00 55 9A . CR LF
Programming	Atmel	function (write SSB to level 2)
HOST	: 02	0000 03 05 01 F5
BOOTLOADER	: 02	0000 03 05 01 F5. CR LF
Writing Fram	ne (wri	ite BSB to 55h)
HOST	: 03	0000 03 06 00 55 9F
BOOTLOADER	: 03	0000 03 06 00 55 9F . CR LF

Blank Check Command

Description

Figure 43. Blank Check Flow



Example

Blank	Check	ok												
HOST		:	05	0000	04	0000	7FFF	01	78					
BOOTLO	OADER	:	05	0000	04	0000	7FFF	01	78		CR	\mathbf{LF}		
Blank	Check	ko	at	addr	ess	xxx	x							
HOST		:	05	0000	04	0000	7FFF	01	78					
BOOTLO	ADER	:	05	0000	04	0000	7FFF	01	78	xx	xx	CR	LF	
Blank Check with checksum error														
HOST		:	05	0000	04	0000	7FFF	01	70					
BOOTLO	OADER	:	05	0000	04	0000	7FFF	01	70	Х	CR	LF	CR	LF





Display Data

Description





Note: The maximum size of block is 400h. To read more than 400h Bytes, the Host must send a new command.

Baud Rate Selection for UART for Mode 1 and 3	
	. 47
UART Registers	50
Interrupt System	55
Registers	56
Interrupt Sources and Vector Addresses	63
	. 05
Keyboard Interface	64
Registers	. 65
Serial Port Interface (SPI)	68
	00
	. 68
Signal Description	. 68
Functional Description	. 70
Hardware Watchdog Timer	77
	77
WDT During Power-down and Idle	78
	. 70
ONCE [™] Mode (ON Chip Emulation)	79
Power Management	80
Reset	80
Poset Pocommondation to Provent Flash Corruption	. 00 ຂາ
Idlo Modo	. 02 02
Dewer dewe Mode	. 02 02
Fower-down mode	. 02
Power-off Flag	84
Power-off Flag	84
Power-off Flag	84 85
Power-off Flag	84 85
Power-off Flag Reduced EMI Mode Flash EEPROM Memory	84 85 86
Power-off Flag Reduced EMI Mode Flash EEPROM Memory	84 85 86
Power-off Flag Reduced EMI Mode Flash EEPROM Memory Features Elash Programming and Erasure	84 85 86 86
Power-off Flag Reduced EMI Mode Flash EEPROM Memory Features Flash Programming and Erasure Elash Peristers and Memory Map	84 85 86 86 86 87
Power-off Flag Reduced EMI Mode Flash EEPROM Memory Features Flash Programming and Erasure Flash Registers and Memory Map Elach Memory Status	84 85 86 86 86 87
Power-off Flag Reduced EMI Mode Flash EEPROM Memory Features Flash Programming and Erasure Flash Programming and Erasure Flash Memory Status Memory Organization	84 85 86 86 86 87 90
Power-off Flag Reduced EMI Mode Flash EEPROM Memory Features Flash Programming and Erasure Flash Registers and Memory Map Flash Memory Status Memory Organization Destinador Architecture	84 85 86 86 86 87 90 90
Power-off Flag Reduced EMI Mode Flash EEPROM Memory Features Flash Programming and Erasure Flash Registers and Memory Map Flash Memory Status Memory Organization Bootloader Architecture	84 85 86 86 86 87 90 90 91
Power-off Flag Reduced EMI Mode Flash EEPROM Memory Flash Programming and Erasure Flash Programming and Erasure Flash Registers and Memory Map Flash Memory Status Memory Organization Bootloader Architecture ISP Protocol Description	84 85 86 86 86 87 90 90 90 90
Power-off Flag Reduced EMI Mode Flash EEPROM Memory Features Flash Programming and Erasure Flash Registers and Memory Map Flash Memory Status Memory Organization Bootloader Architecture ISP Protocol Description Functional Description	84 85 86 86 86 86 86 86 90 90 91 91 95 95
Power-off Flag Reduced EMI Mode Flash EEPROM Memory Features Flash Programming and Erasure Flash Registers and Memory Map Flash Registers and Memory Map Flash Memory Status Memory Organization Bootloader Architecture ISP Protocol Description Flow Description Flow Description	84 85 86 86 86 87 90 90 91 90 91 95 96 97
Power-off Flag Reduced EMI Mode Flash EEPROM Memory Features Flash Programming and Erasure Flash Programming and Erasure Flash Registers and Memory Map Flash Memory Status Memory Organization Bootloader Architecture ISP Protocol Description Functional Description Flow Description API Call Description	84 85 86 86 86 86 87 90 90 91 90 91 95 96 97 105
Power-off Flag Reduced EMI Mode Flash EEPROM Memory Features Flash Programming and Erasure Flash Registers and Memory Map Flash Memory Status Memory Organization Bootloader Architecture ISP Protocol Description Functional Description Flow Description API Call Description	84 85 86 86 86 87 90 90 91 91 95 95 96 97 105
Power-off Flag Reduced EMI Mode Flash EEPROM Memory Features Flash Programming and Erasure Flash Registers and Memory Map Flash Memory Status Memory Organization Bootloader Architecture ISP Protocol Description Flow Description API Call Description	84 85 86 86 86 87 90 91 90 91 95 95 97 105

