# E·XFL

### Atmel - AT89C51RC2-RLTUL Datasheet



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Details	
Product Status	Active
Core Processor	80C51
Core Size	8-Bit
Speed	40MHz
Connectivity	SPI, UART/USART
Peripherals	POR, PWM, WDT
Number of I/O	32
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	·
RAM Size	1.25К х 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 3.6V
Data Converters	-
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-LQFP
Supplier Device Package	44-VQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/atmel/at89c51rc2-rltul

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong




Figure 6. Mode Switching Waveforms

The X2 bit in the CKCON0 register (see Table 15) allows a switch from 12 clock periods per instruction to 6 clock periods and vice versa. At reset, the speed is set according to X2 bit of Hardware Security Byte (HSB). By default, Standard mode is active. Setting the X2 bit activates the X2 feature (X2 mode).

The T0X2, T1X2, T2X2, UARTX2, PCAX2, and WDX2 bits in the CKCON0 register (Table 15) and SPIX2 bit in the CKCON1 register (see Table 16) allow a switch from standard peripheral speed (12 clock periods per peripheral clock cycle) to fast peripheral speed (6 clock periods per peripheral clock cycle). These bits are active only in X2 mode.



### Expanded RAM (XRAM)

The AT89C51RB2/RC2 provides additional bytes of random access memory (RAM) space for increased data parameter handling and high-level language usage.

AT89C51RB2/RC2 devices have expanded RAM in external data space; maximum size and location are described in Table 18.

		Address		
Part Number	XRAM Size	Start	End	
AT89C51RB2/RC2	1024	00h	3FFh	


The AT89C51RB2/RC2 has internal data memory that is mapped into four separate segments.

The four segments are:

- 1. The Lower 128 Bytes of RAM (addresses 00h to 7Fh) are directly and indirectly addressable.
- 2. The Upper 128 Bytes of RAM (addresses 80h to FFh) are indirectly addressable only.
- 3. The Special Function Registers, SFRs, (addresses 80h to FFh) are directly addressable only.
- 4. The expanded RAM Bytes are indirectly accessed by MOVX instructions, and with the EXTRAM bit cleared in the AUXR register (see Table 18).

The lower 128 Bytes can be accessed by either direct or indirect addressing. The Upper 128 Bytes can be accessed by indirect addressing only. The Upper 128 Bytes occupy the same address space as the SFR. That means they have the same address, but are physically separate from SFR space.

### Figure 8. Internal and External Data Memory Address



When an instruction accesses an internal location above address 7Fh, the CPU knows whether the access is to the upper 128 Bytes of data RAM or to SFR space by the addressing mode used in the instruction.

 Instructions that use direct addressing access SFR space. For example: MOV 0A0H, # data, accesses the SFR at location 0A0h (which is P2).






- Instructions that use indirect addressing access the Upper 128 Bytes of data RAM. For example: MOV @R0, # data where R0 contains 0A0h, accesses the data Byte at address 0A0h, rather than P2 (whose address is 0A0h).
- The XRAM Bytes can be accessed by indirect addressing, with EXTRAM bit cleared and MOVX instructions. This part of memory that is physically located on-chip, logically occupies the first Bytes of external data memory. The bits XRS0 and XRS1 are used to hide a part of the available XRAM as explained in Table 18. This can be useful if external peripherals are mapped at addresses already used by the internal XRAM.
- With <u>EXTRAM = 0</u>, the XRAM is indirectly addressed, using the MOVX instruction in combination with any of the registers R0, R1 of the selected bank or DPTR. An access to XRAM will not affect ports P0, P2, P3.6 (WR) and P3.7 (RD). For example, with EXTRAM = 0, MOVX @R0, # data where R0 contains 0A0H, accesses the XRAM at address 0A0H rather than external memory. An access to external data memory locations higher than the accessible size of the XRAM will be performed with the MOVX DPTR instructions in the same way as in the standard 80C51, with P0 and P2 as data/address busses, and P3.6 and P3.7 as write and read timing signals. Accesses to XRAM above 0FFH can only be done by the use of DPTR.
- With <u>EXTRAM = 1</u>, MOVX @RI and MOVX @DPTR will be similar to the standard 80C51. MOVX @ Ri will provide an eight-bit address multiplexed with data on Port0 and any output port pins can be used to output higher order address bits. This is to provide the external paging capability. MOVX @DPTR will generate a sixteen-bit address. Port2 outputs the high-order eight address bits (the contents of DPH) while Port0 multiplexes the low-order eight address bits (DPL) with data. MOVX @ RI and MOVX @DPTR will generate either read or write signals on P3.6 (WR) and P3.7 (RD).

The stack pointer (SP) may be located anywhere in the 256 Bytes RAM (lower and upper RAM) internal data memory. The stack may not be located in the XRAM.

The M0 bit allows to stretch the XRAM timings; if M0 is set, the read and write pulses are extended from 6 to 30 clock periods. This is useful to access external slow peripherals.

### Figure 12. PCA Interrupt System



**PCA Modules:** each one of the five compare/capture Modules has six possible functions. It can perform:

- 16-bit Capture, positive-edge triggered
- 16-bit Capture, negative-edge triggered
- 16-bit Capture, both positive and negative-edge triggered
- 16-bit Software Timer
- 16-bit High-speed Output
- 8-bit Pulse Width Modulator

In addition, Module 4 can be used as a Watchdog Timer.

Each Module in the PCA has a special function register associated with it. These registers are: CCAPM0 for Module 0, CCAPM1 for Module 1, etc. (see Table 24). The registers contain the bits that control the mode that each Module will operate in.

- The ECCF bit (CCAPMn. 0 where n = 0, 1, 2, 3, or 4 depending on the Module) enables the CCF flag in the CCON SFR to generate an interrupt when a match or compare occurs in the associated Module.
- PWM (CCAPMn. 1) enables the pulse width modulation mode.
- The TOG bit (CCAPMn. 2) when set causes the CEX output associated with the Module to toggle when there is a match between the PCA counter and the Module's capture/compare register.
- The match bit MAT (CCAPMn. 3) when set will cause the CCFn bit in the CCON register to be set when there is a match between the PCA counter and the Module's capture/compare register.
- The next two bits CAPN (CCAPMn. 4) and CAPP (CCAPMn. 5) determine the edge that a capture input will be active on. The CAPN bit enables the negative edge, and the CAPP bit enables the positive edge. If both bits are set both edges will be enabled and a capture will occur for either transition.
- The last bit in the register ECOM (CCAPMn. 6) when set enables the comparator function.

Table 24 shows the CCAPMn settings for the various PCA functions.






### Pulse Width Modulator Mode

All of the PCA Modules can be used as PWM outputs. Figure 16 shows the PWM function. The frequency of the output depends on the source for the PCA timer. All of the Modules will have the same frequency of output because they all share the PCA timer. The duty cycle of each Module is independently variable using the module's capture register CCAPLn. When the value of the PCA CL SFR is less than the value in the module's CCAPLn SFR the output will be low, when it is equal to or greater than the output will be high. When CL overflows from FF to 00, CCAPLn is reloaded with the value in CCAPHn. This allows updating the PWM without glitches. The PWM and ECOM bits in the module's CCAPMn register must be set to enable the PWM mode.

### Figure 16. PCA PWM Mode



**PCA Watchdog Timer** An on-board watchdog timer is available with the PCA to improve the reliability of the system without increasing chip count. Watchdog timers are useful for systems that are susceptible to noise, power glitches, or electrostatic discharge. Module 4 is the only PCA Module that can be programmed as a watchdog. However, this Module can still be used for other modes if the watchdog is not needed. Figure 14 shows a diagram of how the watchdog works. The user pre-loads a 16-bit value in the compare registers. Just like the other compare modes, this 16-bit value is compared to the PCA timer value. If a match is allowed to occur, an internal reset will be generated. This will not cause the RST pin to be driven high.

In order to hold off the reset, the user has the following three options:

- 1. Periodically change the compare value so it will never match the PCA timer.
- 2. Periodically change the PCA timer value so it will never match the compare values.
- 3. Disable the watchdog by clearing the WDTE bit before a match occurs and then re-enable it.

The first two options are more reliable because the watchdog timer is never disabled as in option #3. If the program counter ever goes astray, a match will eventually occur and cause an internal reset. The second option is also not recommended if other PCA Modules are being used. Remember, the PCA timer is the time base for all modules;



The SADEN byte is selected so that each slave may be addressed separately. For slave A, bit 0 (the LSB) is a don't-care bit; for slaves B and C, bit 0 is a 1.To communicate with slave A only, the master must send an address where bit 0 is clear (e. g. 1111 0000b).

For slave A, bit 1 is a 1; for slaves B and C, bit 1 is a don't care bit. To communicate with slaves B and C, but not slave A, the master must send an address with bits 0 and 1 both set (e. g. 1111 0011b).

To communicate with slaves A, B and C, the master must send an address with bit 0 set, bit 1 clear, and bit 2 clear (e. g. 1111 0001b).

**Broadcast Address** A broadcast address is formed from the logical OR of the SADDR and SADEN registers with zeros defined as don't-care bits, e. g. :

SADDR0101 0110b SADEN1111 1100b Broadcast =SADDR OR SADEN1111 111Xb

The use of don't-care bits provides flexibility in defining the broadcast address, however in most applications, a broadcast address is FFh. The following is an example of using broadcast addresses:

Slave A:SADDR1111 0001b SADEN1111 1010b Broadcast1111 1X11b,

Slave B:SADDR1111 0011b SADEN1111 1001b Broadcast1111 1X11B,

Slave C:SADDR=1111 0011b <u>SADEN1111 1101b</u> Broadcast1111 1111b

For slaves A and B, bit 2 is a don't care bit; for slave C, bit 2 is set. To communicate with all of the slaves, the master must send an address FFh. To communicate with slaves A and B, but not slave C, the master can send and address FBh.

**Reset Addresses** On reset, the SADDR and SADEN registers are initialized to 00h, i. e. the given and broadcast addresses are XXXX XXXb (all don't-care bits). This ensures that the serial port will reply to any address, and so, that it is backwards compatible with the 80C51 microcontrollers that do not support automatic address recognition.



Baud Rates	F <sub>osc</sub> = 16	. 384 MHz	F <sub>osc</sub> =	24MHz
	BRL	Error (%)	BRL	Error (%)
115200	247	1.23	243	0.16
57600	238	1.23	230	0.16
38400	229	1.23	217	0.16
28800	220	1.23	204	0.16
19200	203	0.63	178	0.16
9600	149	0.31	100	0.16
4800	43	1.23	-	-

 Table 34.
 Example of Computed Value When X2=1, SMOD1=1, SPD=1

 Table 35.
 Example of Computed Value When X2=0, SMOD1=0, SPD=0

Baud Rates	F <sub>osc</sub> = 16	. 384 MHz	F <sub>osc</sub> =	24MHz
	BRL Error (%)		BRL	Error (%)
4800	247	1.23	243	0.16
2400	238	1.23	230	0.16
1200	220	1.23	202	3.55
600	185	0.16	152	0.16

The baud rate generator can be used for mode 1 or 3 (refer to Figure 20.), but also for mode 0 for UART, thanks to the bit SRC located in BDRCON register (Table 42.)

### **UART Registers**

#### Table 36. SADEN Register

SADEN - Slave Address Mask Register for UART (B9h)

7	6	5	4	3	2	1	0

Reset Value = 0000 0000b

#### Table 37. SADDR Register

SADDR - Slave Address Register for UART (A9h)

7	6	5	4	3	2	1	0

Reset Value = 0000 0000b



### Registers

A low-priority interrupt can be interrupted by a high-priority interrupt, but not by another low-priority interrupt. A high-priority interrupt can't be interrupted by any other interrupt source.

### Table 43. Priority Level Bit Values

IPH. x	IPL. x	Interrupt Level Priority
0	0	0 (Lowest)
0	1	1
1	0	2
1	1	3 (Highest)

If two interrupt requests of different priority levels are received simultaneously, the request of higher-priority level is serviced. If interrupt requests of the same priority level are received simultaneously, an internal polling sequence determines which request is serviced. Thus within each priority level there is a second priority structure determined by the polling sequence.

### Table 44. IENO Register

IEN0 - Interrupt Enable Register (A8h)

7	6	5	4	3	2	1	0	
EA	EC	ET2	ES	ET1	EX1	ET0	EX0	
Bit Number	Bit Mnemonic	Description						
7	EA		nterrupt Bit isable all inter e all interrupts					
6	EC	PCA Interru Cleared to di Set to enable		t				
5	ET2	Cleared to d	Timer 2 Overflow Interrupt Enable Bit Cleared to disable timer 2 overflow interrupt. Set to enable timer 2 overflow interrupt.					
4	ES	Cleared to d	Serial Port Enable Bit Cleared to disable serial port interrupt. Set to enable serial port interrupt.					
3	ET1	Cleared to d	Timer 1 Overflow Interrupt Enable Bit Cleared to disable timer 1 overflow interrupt. Set to enable timer 1 overflow interrupt.					
2	EX1	Cleared to d	External Interrupt 1 Enable Bit Cleared to disable external interrupt 1. Set to enable external interrupt 1.					
1	ET0	Cleared to d	Timer 0 Overflow Interrupt Enable Bit Cleared to disable timer 0 overflow interrupt. Set to enable timer 0 overflow interrupt.					
0	EX0	Cleared to d	errupt 0 Enal sable externa e external inte	al interrupt 0.				

Reset Value = 0000 0000b Bit addressable



drive the network. The Master may se	elect each Slave device by software through port
pins (Figure 26). To prevent bus conf	licts on the MISO line, only one slave should be
selected at a time by the Master for a t	ransmission.

In a Master configuration, the  $\overline{SS}$  line can be used in conjunction with the MODF flag in the SPI Status register (SPSTA) to prevent multiple masters from driving MOSI and SCK (see Error conditions).

A high level on the  $\overline{SS}$  pin puts the MISO line of a Slave SPI in a high-impedance state.

The SS pin could be used as a general-purpose if the following conditions are met:

- The device is configured as a Master and the SSDIS control bit in SPCON is set. This kind of configuration can be found when only one Master is driving the network and there is no way that the SS pin could be pulled low. Therefore, the MODF flag in the SPSTA will never be set<sup>(1)</sup>.
- The Device is configured as a Slave with CPHA and SSDIS control bits set<sup>(2)</sup>. This kind of configuration can happen when the system comprises one Master and one Slave only. Therefore, the device should always be selected and there is no reason that the Master uses the SS pin to select the communicating Slave device.
- Note: 1. Clearing SSDIS control bit does not clear MODF.
  - 2. Special care should be taken not to set SSDIS control bit when CPHA = '0' because in this mode, the  $\overline{SS}$  is used to start the transmission.

Baud Rate In Master mode, the baud rate can be selected from a baud rate generator which is controlled by three bits in the SPCON register: SPR2, SPR1 and SPR0.The Master clock is selected from one of seven clock rates resulting from the division of the internal clock by 2, 4, 8, 16, 32, 64 or 128.

Table 54 gives the different clock rates selected by SPR2:SPR1:SPR0.

SPR2	SPR1	SPR0	Clock Rate	Baud Rate Divisor (BD)
0	0	0	F <sub>CLK PERIPH</sub> /2	2
0	0	1	F <sub>CLK PERIPH</sub> /4	4
0	1	0	F <sub>CLK PERIPH</sub> /8	8
0	1	1	F <sub>CLK PERIPH</sub> /16	16
1	0	0	F <sub>CLK PERIPH</sub> /32	32
1	0	1	F <sub>CLK PERIPH</sub> /64	64
1	1	0	F <sub>CLK PERIPH</sub> /128	128
1	1	1	Don't Use	No BRG

Table 54. SPI Master Baud Rate Selection



### Hardware Watchdog Timer

The WDT is intended as a recovery method in situations where the CPU may be subjected to software upset. The WDT consists of a 14-bit counter and the Watchdog Timer Reset (WDTRST) SFR. The WDT is by default disabled from exiting reset. To enable the WDT, user must write 01EH and 0E1H in sequence to the WDTRST, SFR location 0A6H. When WDT is enabled, it will increment every machine cycle while the oscillator is running and there is no way to disable the WDT except through reset (either hardware reset or WDT overflow reset). When WDT overflows, it will drive an output RESET HIGH pulse at the RST-pin.

**Using the WDT** To enable the WDT, user must write 01EH and 0E1H in sequence to the WDTRST, SFR location 0A6H. When WDT is enabled, the user needs to service it by writing to 01EH and 0E1H to WDTRST to avoid WDT overflow. The 14-bit counter overflows when it reaches 16383 (3FFFH) and this will reset the device. When WDT is enabled, it will increment every machine cycle while the oscillator is running. This means the user must write 01EH and 0E1H to WDTRST. WDTRST is a write only register. The WDT counter cannot be read or written. When WDT overflows, it will generate an output RESET pulse at the RST-pin. The RESET pulse duration is 96 x T<sub>CLK PERIPH</sub>, where T<sub>CLK PERIPH</sub> = 1/F<sub>CLK PERIPH</sub>. To make the best use of the WDT, it should be serviced in those sections of code that will periodically be executed within the time required to prevent a WDT reset.

To have a more powerful WDT, a  $2^7$  counter has been added to extend the Time-out capability, ranking from 16 ms to 2 s @  $F_{OSCA}$  = 12 MHz. To manage this feature, see WDTPRG register description, Table 59.

 Table 59.
 WDTRST Register

WDTRST - Watchdog Reset Register (0A6h)

7	6	5	4	3	2	1	0
-	-	-	-	-	-	-	-

Reset Value = XXXX XXXXb

Write only, this SFR is used to reset/enable the WDT by writing 01EH then 0E1H in sequence.



### **Reduced EMI Mode**

The ALE signal is used to demultiplex address and data buses on port 0 when used with external program or data memory. Nevertheless, during internal code execution, ALE signal is still generated. In order to reduce EMI, ALE signal can be disabled by setting AO bit.

The AO bit is located in AUXR register at bit location 0.As soon as AO is set, ALE is no longer output but remains active during MOVX and MOVC instructions and external fetches. During ALE disabling, ALE pin is weakly pulled high.

#### Table 64. AUXR Register

AUXR - Auxiliar	y Register (	(8Eh)	ĺ
-----------------	--------------	-------	---

7	6	5	4	3	2	1	0
DPU	-	МО	-	XRS1	XRS0	EXTRAM	AO
Bit Number	Bit Mnemonic	Description					
7	DPU		•		pull up when	latch data is lo	ogic 1
6	-	Reserved The value rea	ad from this b	it is indetermir	nate. Do not s	et this bit.	
5	MO	periods (defa	retch MOVX o uult).			e length is 30	
4	-	Reserved The value rea	ad from this b	it is indetermir	nate. Do not s	et this bit.	
3	XRS1	XRAM Size					
2	XRS0	XRS1 XRS 0 0 0 1 1 0 1 1		es (default) es es			
1	EXTRAM	Set to access Programmed	ccess internal s external me	after Power-u		DPTR. lardware Secu	rity Byte
0	AO		is emitted at ised). (default			cillator freque ring a MOVX c	





#### Table 69. Program Lock Bits of the SSB

Program	n Lock I	Bits	
Security level	LB0	LB1	Protection Description
1	U	U	No program lock features enabled.
2	Р	U	ISP programming of the Flash is disabled.
3	Х	Р	Same as 2, also verify through ISP programming interface is disabled.

Note: U: unprogrammed or "one" level.


P: programmed or "zero" level.

X: don't care

WARNING: Security level 2 and 3 should only be programmed after Flash and code verification.

**Flash Memory Status** AT89C51RB2/RC2 parts are delivered in standard with the ISP boot in the Flash memory. After ISP or parallel programming, the possible contents of the Flash memory are summarized on Figure 35.

Figure 35. Flash Memory Possible Contents





**Memory Organization** In the AT89C51RB2/RC2, the lowest 16K or 32K of the 64 KB program memory address space is filled by internal Flash.

When the EA pin is high, the processor fetches instructions from internal program Flash. Bus expansion for accessing program memory from 16K or 32K upward automatic since external instruction fetches occur automatically when the program counter exceeds 3FFFh (16K) or 7FFFh (32K). If the EA pin is tied low, all program memory fetches are from external memory.



### **Boot Process**







### Table 74. API Call Summary (Continued)

Command	R1	Α	DPTR0	DPTR1	Returned Value	Command Effect
PROGRAM X2 FUSE	0Ah	Fuse value 00h or 01h	0008h	XXh	none	Program X2 fuse bit with ACC
PROGRAM BLJB FUSE	0Ah	Fuse value 00h or 01h	0004h	XXh	none	Program BLJB fuse bit with ACC
READ HSB	0Bh	XXh	XXXXh	XXh	ACC = HSB	Read Hardware Byte
READ BOOT ID1	0Eh	XXh	DPL = 00h	XXh	ACC = ID1	Read boot ID1
READ BOOT ID2	0Eh	XXh	DPL = 01h	XXh	ACC = ID2	Read boot ID2
READ BOOT VERSION	0Fh	XXh	XXXXh	XXh	ACC = Boot_Version	Read bootloader version

### **Electrical Characteristics**

### Absolute Maximum Ratings

$\label{eq:commercial} \begin{split} & C = commercial0^\circ C \ to \ 70^\circ C \\ I = industrial40^\circ C \ to \ 85^\circ C \\ Storage Temperature65^\circ C \ to \ + \ 150^\circ C \\ Voltage \ on \ V_{CC} \ to \ V_{SS} \ (standard \ voltage)0.5V \ to \ + \ 6.5V \\ Voltage \ on \ V_{CC} \ to \ V_{SS} \ (low \ voltage)0.5V \ to \ + \ 4.5V \\ Voltage \ on \ Any \ Pin \ to \ V_{SS}0.5V \ to \ V_{CC} \ + \ 0.5V \\ Power \ Dissipation \ 1 \ W \end{split}$	Note:Stresses at or above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and func- tional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Expo- sure to absolute maximum rating conditions may affect device reliability. Power dissipation value is based on the maximum allowable die temperature and the thermal resis- tance of the package.
--	---

# DC Parameters for Standard Voltage

 $T_A = -40^{\circ}C$  to  $+85^{\circ}C$ ;  $V_{SS} = 0V$ ;

 $V_{CC}$  =2.7V to 5.5V and F = 0 to 40 MHz (both internal and external code execution)

 $V_{CC}$  =4.5V to 5.5V and F = 0 to 60 MHz (internal code execution only)

Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
V <sub>IL</sub>	Input Low Voltage	-0.5		0.2 V <sub>CC</sub> - 0.1	V	
V <sub>IH</sub>	Input High Voltage except RST, XTAL1	0.2 V <sub>CC</sub> + 0.9		V <sub>CC</sub> + 0.5	V	
V <sub>IH1</sub> <sup>(9)</sup>	Input High Voltage RST, XTAL1	0.7 V <sub>CC</sub>		V <sub>CC</sub> + 0.5	V	
V <sub>OL</sub>	Output Low Voltage, ports 1, 2, 3, 4 <sup>(6)</sup>			0.3 0.45 1.0	V V V	$\begin{split} \text{VCC} &= 4.5 \text{V to } 5.5 \text{V} \\ \text{I}_{\text{OL}} &= 100 \; \mu \text{A}^{(4)} \\ \text{I}_{\text{OL}} &= 1.6 \; \text{m} \text{A}^{(4)} \\ \text{I}_{\text{OL}} &= 3.5 \; \text{m} \text{A}^{(4)} \end{split}$
				0.45	v	VCC = 2.7V to 5.5V $I_{OL} = 0.8 \text{ mA}^{(4)}$
V <sub>OL1</sub>	Output Low Voltage, port 0, ALE, PSEN <sup>(6)</sup>			0.3 0.45 1.0	V V V	$\begin{split} \text{VCC} &= 4.5 \text{V to } 5.5 \text{V} \\ \text{I}_{\text{OL}} &= 200 \; \mu \text{A}^{(4)} \\ \text{I}_{\text{OL}} &= 3.2 \; \text{m} \text{A}^{(4)} \\ \text{I}_{\text{OL}} &= 7.0 \; \text{m} \text{A}^{(4)} \end{split}$
				0.45	v	VCC = 2.7V to 5.5V $I_{OL}$ = 1.6 mA <sup>(4)</sup>
V <sub>OH</sub>	Output High Voltage, ports 1, 2, 3, 4	V <sub>CC</sub> - 0.3 V <sub>CC</sub> - 0.7 V <sub>CC</sub> - 1.5			V V V	$\begin{split} V_{CC} &= 5V \pm 10\% \\ I_{OH} &= -10 \ \mu A \\ I_{OH} &= -30 \ \mu A \\ I_{OH} &= -60 \ \mu A \end{split}$
		0.9 V <sub>CC</sub>			v	VCC = 2.7V to 5.5V $I_{OH}$ = -10 $\mu$ A




### **Ordering Information**

### Table 83. Possible Order Entries

Part Number	Memory Size	Supply Voltage	Temperature Range	Package	Packing	Product Marking
AT89C51RB2-3CSIM		5V	Industrial	PDIL40	Stick	89C51RB2-IM
AT89C51RB2-SLSCM		5V	Commercial	PLCC44	Stick	89C51RB2-CM
AT89C51RB2-SLSIM		5V	Industrial	PLCC44	Stick	89C51RB2-IM
AT89C51RB2-RLTCM	16 KBytes	5V	Commercial	VQFP44	Tray	89C51RB2-CM
AT89C51RB2-RLTIM		5V	Industrial	VQFP44	Tray	89C51RB2-IM
AT89C51RB2-SLSIL		3V	Industrial	PLCC44	Stick	89C51RB2-IL
AT89C51RB2-RLTIL		3V	Industrial	VQFP44	Tray	89C51RB2-IL
AT89C51RC2-3CSCM		5V	Commercial	PDIL40	Stick	89C51RC2-CN
AT89C51RC2-3CSIM		5V	Industrial	PDIL40	Stick	89C51RC2-IM
AT89C51RC2-SLSCM		5V	Commercial	PLCC44	Stick	89C51RC2-CM
AT89C51RC2-SLSIM	00 //D /	5V	Industrial	PLCC44	Stick	89C51RC2-IM
AT89C51RC2-RLTCM	- 32 KBytes	5V	Commercial	VQFP44	Tray	89C51RC2-CM
AT89C51RC2-RLTIM		5V	Industrial	VQFP44	Tray	89C51RC2-IM
AT89C51RC2-SLSIL		3V	Industrial	PLCC44	Stick	89C51RC2-IL
AT89C51RC2-RLTIL		3V	Industrial	VQFP44	Tray	89C51RC2-IL
AT89C51RB2-3CSUM		5V	Industrial & Green	PDIL40	Stick	89C51RB2-UM
AT89C51RB2-SLSUM		5V	Industrial & Green	PLCC44	Stick	89C51RB2-UM
AT89C51RB2-RLTUM	16 KDutee	5V	Industrial & Green	VQFP44	Tray	89C51RB2-UM
AT89C51RB2-SLSUL	16 KBytes	3V	Industrial & Green	PLCC44	Stick	89C51RB2-UL
AT89C51RB2-RLTUL		3V	Industrial & Green	VQFP44	Tray	89C51RB2-UL
AT89C51RB2-RLTUM	]	5V	Industrial & Green	VQFP44	Tray	89C51RB2-UN
AT89C51RC2-3CSUM		5V	Industrial & Green	PDIL40	Stick	89C51RC2-UN
AT89C51RC2-SLSUM	]	5V	Industrial & Green	PLCC44	Stick	89C51RC2-UN
AT89C51RC2-RLTUM	32 KBytes	5V	Industrial & Green	VQFP44	Tray	89C51RC2-UN
AT89C51RC2-SLSUL	]	3V	Industrial & Green	PLCC44	Stick	89C51RC2-UL
AT89C51RC2-RLTUL	1	3V	Industrial & Green	VQFP44	Tray	89C51RC2-UL



### VQFP44



	м	М	I NCH		
	Min	Max	Min	Max	
A	_	1.60	_	. 063	
A1	Ο.	0.64 REF .025 REF			
A2	Ο.	64 REF	.025 REF		
A3	1.35	1.45	. 053	. 057	
D	11.90	12.10	. 468	. 476	
D1	9.90	10.10	. 390	. 398	
E	11.90	12.10	. 468	. 476	
E1	9.90	10.10	. 390	. 398	
J	0.05	-	. 002	_	
L	0.45	0.75	. 018	. 030	
e	0.8	0 BSC	.0315 BSC		
f	0.3	5 BSC	. 01	4 BSC	



## Table of Contents

Features	1
Description	1
Block Diagram	3
SFR Mapping	4
Pin Configurations	9
Port Types	13
Oscillator	14
Registers	
Functional Block Diagram	15
Enhanced Features	
X2 Feature	16
Dual Data Pointer Register (DPTR)	20
Dual Data Pointer Register (DPTR) Expanded RAM (XRAM) Registers	23
Expanded RAM (XRAM)	<b> 23</b> 25
Expanded RAM (XRAM) Registers Timer 2	23 25 26
Expanded RAM (XRAM) Registers Timer 2 Auto-reload Mode	23 25 26
Expanded RAM (XRAM) Registers Timer 2 Auto-reload Mode Programmable Clock-out Mode	23 25 26 26 27
Expanded RAM (XRAM) Registers Timer 2 Auto-reload Mode	23 25 26 26 27
Expanded RAM (XRAM) Registers Timer 2 Auto-reload Mode Programmable Clock-out Mode	23 25 26 26 27 29
Expanded RAM (XRAM) Registers Timer 2 Auto-reload Mode Programmable Clock-out Mode Registers	23 25 26 26 27 29 31
Expanded RAM (XRAM) Registers Timer 2 Auto-reload Mode Programmable Clock-out Mode Registers Programmable Counter Array (PCA)	23 25 26 26 27 29 31 33
Expanded RAM (XRAM)	23 25 26 26 27 29 31 33 39
Expanded RAM (XRAM)         Registers         Timer 2         Auto-reload Mode         Programmable Clock-out Mode         Registers         Programmable Clock-out Mode         Registers         Programmable Counter Array (PCA)         Registers         PCA Capture Mode         16-bit Software Timer/ Compare Mode         High-speed Output Mode	23 25 26 26 27 29 33 39 40 41
Expanded RAM (XRAM)         Registers         Timer 2         Auto-reload Mode         Programmable Clock-out Mode         Registers         Programmable Clock-out Mode         Registers         Programmable Counter Array (PCA)         Registers         PCA Capture Mode         16-bit Software Timer/ Compare Mode         High-speed Output Mode         Pulse Width Modulator Mode	23 25 26 26 27 29 29 33 33 39 40 41 42
Expanded RAM (XRAM)         Registers         Timer 2         Auto-reload Mode         Programmable Clock-out Mode         Registers         Programmable Clock-out Mode         Registers         Programmable Counter Array (PCA)         Registers         PCA Capture Mode         16-bit Software Timer/ Compare Mode         High-speed Output Mode	23 25 26 26 27 29 33 33 39 40 41 42
Expanded RAM (XRAM)         Registers         Timer 2         Auto-reload Mode         Programmable Clock-out Mode         Registers         Programmable Clock-out Mode         Registers         Programmable Counter Array (PCA)         Registers         PCA Capture Mode         16-bit Software Timer/ Compare Mode         High-speed Output Mode         Pulse Width Modulator Mode         PCA Watchdog Timer	23 25 26 26 27 29 31 33 39 40 41 42 42
Expanded RAM (XRAM)         Registers         Timer 2         Auto-reload Mode         Programmable Clock-out Mode         Registers         Programmable Counter Array (PCA)         Registers         PCA Capture Mode         16-bit Software Timer/ Compare Mode         High-speed Output Mode         Pulse Width Modulator Mode         PCA Watchdog Timer.	23 25 26 26 27 29 33 39 33 39 40 41 42 42 42
Expanded RAM (XRAM)         Registers         Timer 2         Auto-reload Mode         Programmable Clock-out Mode         Registers         Programmable Clock-out Mode         Registers         Programmable Counter Array (PCA)         Registers         PCA Capture Mode         16-bit Software Timer/ Compare Mode         High-speed Output Mode         Pulse Width Modulator Mode         PCA Watchdog Timer	23 25 26 26 27 29 33 39 40 41 42 42 42 44



	. 47
Baud Rate Selection for UART for Mode 1 and 3	. 47
UART Registers	50
Interrupt System	55
Registers	
Interrupt Sources and Vector Addresses	
	. 05
Keyboard Interface	64
Registers	. 65
Serial Port Interface (SPI)	68
Features	
Signal Description	
Functional Description	. 70
Hardware Watchdog Timer	77
Using the WDT	
WDT During Power-down and Idle	
	. 70
ONCE <sup>™</sup> Mode (ON Chip Emulation)	79
Power Management	80
Reset	
Reset Recommendation to Prevent Flash Corruption	
Idle Mode	
Power-down Mode	
	. 02
Power-off Flag	84
	• -
Reduced EMI Mode	85
Reduced EMI Mode	85
Flash EEPROM Memory	86
Flash EEPROM Memory	<b>86</b>
<i>Flash EEPROM Memory</i> Features Flash Programming and Erasure	<b>86</b> 86 86
Flash EEPROM Memory Features Flash Programming and Erasure Flash Registers and Memory Map	<b>86</b> 86 86 87
Flash EEPROM Memory Features Flash Programming and Erasure Flash Registers and Memory Map Flash Memory Status	<b>86</b> 86 86 87 90
Flash EEPROM Memory Features Flash Programming and Erasure Flash Registers and Memory Map Flash Memory Status Memory Organization	<b>86</b> 86 86 87 90 90
Flash EEPROM Memory Features Flash Programming and Erasure Flash Registers and Memory Map Flash Memory Status Memory Organization Bootloader Architecture	<b>86</b> 86 86 87 90 90 90
Flash EEPROM Memory Features Flash Programming and Erasure Flash Registers and Memory Map Flash Memory Status Memory Organization Bootloader Architecture ISP Protocol Description	<b>86</b> 86 87 90 90 91 95
Flash EEPROM Memory Features Flash Programming and Erasure Flash Registers and Memory Map Flash Memory Status Memory Organization Bootloader Architecture ISP Protocol Description Functional Description	<b>86</b> 86 87 90 90 91 91 95 96
Flash EEPROM Memory Features Flash Programming and Erasure Flash Registers and Memory Map Flash Memory Status Memory Organization Bootloader Architecture ISP Protocol Description Functional Description Flow Description	86 86 87 90 90 91 95 95 96 97
Flash EEPROM Memory Features Flash Programming and Erasure Flash Registers and Memory Map Flash Memory Status Memory Organization Bootloader Architecture ISP Protocol Description Functional Description	86 86 87 90 90 91 95 95 96 97
Flash EEPROM Memory         Features.         Flash Programming and Erasure.         Flash Registers and Memory Map.         Flash Memory Status.         Memory Organization         Bootloader Architecture         ISP Protocol Description         Functional Description         Flow Description         API Call Description	<b>86</b> 86 87 90 90 91 95 95 96 97 105
Flash EEPROM Memory Features Flash Programming and Erasure Flash Registers and Memory Map Flash Memory Status Memory Organization Bootloader Architecture ISP Protocol Description Functional Description Flow Description	<b>86</b> 86 86 90 91 91 95 95 96 97 105

