



Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

Product Status	Obsolete
Core Processor	ARM7®
Core Size	32-Bit Single-Core
Speed	66MHz
Connectivity	HDLC, I²C, SmartCard, SPI, UART/USART, USB
Peripherals	PWM, WDT
Number of I/O	30
Program Memory Size	128KB (128K x 8 + 16K)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	32K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 4x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	-
Purchase URL	<a href="https://www.e-xfl.com/product-detail/stmicroelectronics/str711fr1t6">https://www.e-xfl.com/product-detail/stmicroelectronics/str711fr1t6</a>

## Contents

<b>1</b>	<b>Introduction</b>	<b>6</b>
<b>2</b>	<b>Description</b>	<b>7</b>
<b>3</b>	<b>System architecture</b>	<b>8</b>
3.1	On-chip peripherals	9
3.2	Related documentation	12
3.3	Pin description for 144-pin packages	13
3.4	Pin description for 64-pin packages	23
3.5	External connections	29
3.6	I/O port configuration	30
3.7	Memory mapping	31
<b>4</b>	<b>Electrical parameters</b>	<b>34</b>
4.1	Parameter conditions	34
4.1.1	Minimum and maximum values	34
4.1.2	Typical values	34
4.1.3	Typical curves	34
4.1.4	Loading capacitor	34
4.1.5	Pin input voltage	34
4.2	Absolute maximum ratings	35
4.3	Operating conditions	37
4.3.1	Supply current characteristics	38
4.3.2	Clock and timing characteristics	42
4.3.3	Memory characteristics	47
4.3.4	EMC characteristics	48
4.3.5	I/O port pin characteristics	51
4.3.6	TIM timer characteristics	56
4.3.7	EMI - external memory interface	56
4.3.8	I2C - inter IC control interface	60
4.3.9	BSPI - buffered serial peripheral interface	63
4.3.10	USB characteristics	65
4.3.11	ADC characteristics	66

## List of figures

Figure 1.	STR71x block diagram . . . . .	11
Figure 2.	STR710 LQFP pinout . . . . .	13
Figure 3.	STR712/STR715 LQFP64 pinout . . . . .	23
Figure 4.	STR711 LQFP64 pinout . . . . .	24
Figure 5.	Recommended external connection of V18 and V18BKP pins . . . . .	29
Figure 6.	Memory map . . . . .	31
Figure 7.	Mapping of Flash memory versions . . . . .	32
Figure 8.	External memory map . . . . .	33
Figure 9.	Pin loading conditions . . . . .	34
Figure 10.	Pin input voltage . . . . .	34
Figure 14.	CK external clock source . . . . .	42
Figure 15.	Typical application with a 32 kHz crystal . . . . .	44
Figure 16.	RTC crystal oscillator and resonator . . . . .	45
Figure 17.	RPU vs. V33 with VIN=VSS . . . . .	52
Figure 18.	IPU vs. V33 with VIN=VSS . . . . .	52
Figure 19.	RPD vs. V33 with VIN=V33 . . . . .	52
Figure 20.	IPD vs. V33 with VIN=V33 . . . . .	52
Figure 21.	Typical VOL and VOH at V33=3.3V (high current ports) . . . . .	53
Figure 22.	Typical VOL vs. V33 . . . . .	54
Figure 23.	Typical VOH vs. V33 . . . . .	54
Figure 24.	Recommended RSTIN pin protection.1) . . . . .	55
Figure 25.	Read cycle timing: 16-bit read on 16-bit memory . . . . .	58
Figure 26.	Read cycle timing: 32-bit read on 16-bit memory . . . . .	58
Figure 27.	Read cycle timing: 16-bit read on 8-bit memory . . . . .	58
Figure 28.	Read cycle timing: 32-bit read on 8-bit memory . . . . .	59
Figure 29.	Write cycle timing: 16-bit write on 16-bit memory . . . . .	59
Figure 30.	Write cycle timing: 32-bit write on 16-bit memory . . . . .	59
Figure 31.	Write cycle timing: 16-bit write on 8-bit memory . . . . .	60
Figure 32.	Write cycle timing: 32-bit write on 8-bit memory . . . . .	60
Figure 33.	Typical application with I2C bus and timing diagram . . . . .	62
Figure 34.	SPI slave timing diagram with CPHA=01) . . . . .	64
Figure 35.	SPI slave timing diagram with CPHA=11) . . . . .	64
Figure 36.	SPI master timing diagram1) . . . . .	64
Figure 37.	USB: data signal rise and fall time . . . . .	65
Figure 38.	ADC accuracy characteristics . . . . .	68
Figure 39.	Power supply filtering . . . . .	69
Figure 40.	64-Pin low profile quad flat package (10x10) . . . . .	70
Figure 41.	144-Pin low profile quad flat package . . . . .	71
Figure 42.	64-Low profile fine pitch ball grid array package . . . . .	72
Figure 43.	144-low profile fine pitch ball grid array package . . . . .	72
Figure 44.	Recommended PCB design rules (0.80/0.75mm pitch BGA) . . . . .	72
Figure 45.	LQFP144 STR710 version "A" . . . . .	74
Figure 46.	LQFP64 STR712 version "Z" . . . . .	74
Figure 47.	BGA144 STR710 version "Z" . . . . .	75
Figure 48.	BGA64 STR711 version "X" . . . . .	75
Figure 49.	STR71xF ordering information scheme . . . . .	76

## 1 Introduction

This datasheet provides the STR71x pinout, ordering information, mechanical and electrical device characteristics.

For complete information on the STR71x microcontroller memory, registers and peripherals. please refer to the STR71x reference manual.

For information on programming, erasing and protection of the internal Flash memory please refer to the STR7 Flash programming reference manual.

For information on the ARM7TDMI core please refer to the ARM7TDMI technical reference manual.

**Table 2. Device overview**

Features	STR710 FZ1	STR710 FZ2	STR710 RZ	STR711 FR0	STR711 FR1	STR711 FR2	STR712 FR0	STR712 FR1	STR712 FR2	STR715 FRx						
Flash - Kbytes	128+16	256+16	0	64+16	128+16	256+16	64+16	128+16	256+16	64+16						
RAM - Kbytes	32	64	64	16	32	64	16	32	64	16						
Peripheral Functions	CAN, EMI, USB, 48 I/Os			USB, 30 I/Os			CAN, 32 I/Os			32 I/Os						
Operating Voltage	3.0 to 3.6 V															
Operating Temperature	-40 to +85°C or 0 to 70° C															
Packages	<b>T=LQFP144 20 x 20</b> <b>H=LFBGA144 10 x10</b>		<b>T=LQFP64 10 x10</b>													



## 3 System architecture

### Package choice: low pin-count 64-pin or feature-rich 144-pin LQFP or BGA

The STR71x family is available in 5 main versions.

The 144-pin versions have the full set of all features including CAN, USB and External Memory Interface (EMI).

- **STR710F:** 144-pin BGA or LQFP with CAN, USB and EMI
- **STR710R:** Flashless 144-pin BGA or LQFP with CAN, USB and EMI (no internal Flash memory)

The three 64-pin versions (LQFP) do not include External Memory Interface.

- **STR715F:** 64-pin LQFP without CAN or USB
- **STR711F:** 64-pin LQFP with USB
- **STR712F:** 64-pin LQFP with CAN

### High speed Flash memory (STR71xF)

The Flash program memory is organized in two banks of 32-bit wide Burst Flash memories enabling true read-while-write (RWW) operation. Device Bank 0 is up to 256 Kbytes in size, typically for the application program code. Bank 1 is 16 Kbytes, typically used for storing data constants. Both banks are accessed by the CPU with zero wait states @ 33 MHz

Bank 0 memory endurance is 10K write/erase cycles and Bank 1 endurance is 100K write/erase cycles. Data retention is 20 years at 85°C on both banks. The two banks can be accessed independently in read or write. Flash memory can be accessed in two modes:

- Burst mode: 64-bit wide memory access at up to 50 MHz.
- Direct 32-bit wide memory access for deterministic operation at up to 33 MHz.

The STR7 embedded Flash memory can be programmed using In-Circuit Programming or In-Application programming.

**IAP (in-application programming):** The IAP is the ability to re-program the Flash memory of a microcontroller while the user program is running.

**ICP (in-circuit programming):** The ICP is the ability to program the Flash memory of a microcontroller using JTAG protocol while the device is mounted on the user application board.

The Flash memory can be protected against different types of unwanted access (read/write/erase). There are two types of protection:

- Sector Write Protection
- Flash Debug Protection (locks JTAG access)

Refer to the STR7 Flash Programming Reference manual for details.


### Optional external memory (STR710)

The non-multiplexed 16-bit data/24-bit address bus available on the STR710 (144-pin) supports four 16-Mbyte banks of external memory. Wait states are programmable individually for each bank allowing different memory types (Flash, EPROM, ROM, SRAM etc.) to be used to store programs or data.

*Figure 1* shows the general block diagram of the device family.

### 3.3 Pin description for 144-pin packages

Figure 2. STR710 LQFP pinout



**Table 4.** STR710 pin description


Pin n°		Pin name	Type	Reset state <sup>1)</sup>	Input		Output		Active in Stdby	Main function (after reset)	Alternate function
LQFP144	BGA144				Input level	interrupt	Capability	OD			
40	K3	V <sub>33IO-PLL</sub>	S								Supply voltage for digital I/O circuitry and for PLL reference
41	M4	N.C.									Not connected (not bonded)
42	L4	V <sub>SSIO-PLL</sub>	S								Ground voltage for digital I/O circuitry and for PLL reference <sup>4)</sup>
43	M2	N.C.									Not connected (not bonded)
44	M3	DBGREQS	I	C <sub>T</sub>							Debug Mode request input (active high)
45	K4	CKOUT	O			8mA		X			Clock output (f <sub>PCLK2</sub> ) <b>Note:</b> Enabled by CKDIS register in APB Bridge 2
46	J4	CK	I	C							Reference clock input
47	M5	P0.15/ WAKEUP	I	T <sub>T</sub>	X				X	Port 0.15   Wakeup from Standby mode input.  <b>Note:</b> This port is input only.	
48	L5	N.C.									Not connected (not bonded)
49	K5	RTCXTI									Realtime Clock input and input of 32 kHz oscillator amplifier circuit
50	J5	RTCXTO									Output of 32 kHz oscillator amplifier circuit
51	M6	STDBY	I/O	C <sub>T</sub>		4mA	X		X		Input: Hardware Standby mode entry input active low. <b>Caution:</b> External pull-up to V <sub>33</sub> required to select normal mode.  Output: Standby mode active low output following Software Standby mode entry.  <b>Note:</b> In Standby mode all pins are in high impedance except those marked Active in Stdby
52	M7	RSTIN	I	C <sub>T</sub>					X		Reset input
53	H5	N.C.									Not connected (not bonded)
54	L6	V <sub>SSBKP</sub>		S					X		Stabilization for low power voltage regulator.
55	K6	V <sub>18BKP</sub>		S					X		Stabilization for low power voltage regulator. Requires external capacitors of at least 1µF between V <sub>18BKP</sub> and V <sub>SS18BKP</sub> . See <a href="#">Figure 5</a> .  <b>Note:</b> If the low power voltage regulator is bypassed, this pin can be connected to an external 1.8V supply.
56	J6	N.C.									Not connected (not bonded)
57	H6	N.C.									Not connected (not bonded)
58	G6	V <sub>18</sub>	S								Stabilization for main voltage regulator. Requires external capacitors of at least 10µF + 33nF between V <sub>18</sub> and V <sub>SS18</sub> . See <a href="#">Figure 5</a> .

**Table 4.** STR710 pin description

Pin n°		Pin name	Type	Reset state <sup>1)</sup>	Input		Output			Main function (after reset)	Alternate function	
LQFP144	BGA144				Input level	interrupt	Capability	OD	PP			
143	C4	P0.8/U0.RX/U0.TX	I/O	pd	C <sub>T</sub>	X	4mA	T		Port 0.8	UART0: Receive Data input	UART0: Transmit data output.
										<b>Note:</b> This pin may be used for single wire UART (half duplex) if programmed as Alternate Function Output. The pin will be tri-stated except when UART transmission is in progress		
144	B3	P0.9/U0.TX/BOOT.0	I/O	pd	C <sub>T</sub>		4mA	X	X	Port 0.9	Select Boot Configuration input	UART0: Transmit data output

1. The Reset configuration of the I/O Ports is IPUPD (input pull-up/pull down). Refer to [Table 6 on page 30](#). The Port bit configuration at reset is PC0=1, PC1=1, PC2=0. The port data register bit (PD) value depends on the pu/pd column which specifies whether the pull-up or pull-down is enabled at reset
2. In reset state, these pins configured as Input PU/PD with weak pull-up enabled. They must be configured by software as Alternate Function (see [Table 6: Port bit configuration table on page 30](#)) to be used by the External Memory Interface.
3. In reset state, these pins configured as Input PU/PD with weak pull-down enabled to output Address 0x0000 0000 using the External Memory Interface. To access memory banks greater than 1Mbyte, they need to be configured by software as Alternate Function (see [Table 6: Port bit configuration table on page 30](#)).
4. V<sub>33IO-PLL</sub> and V<sub>33</sub> are internally connected. V<sub>VSSIO-PLL</sub> and V<sub>SS</sub> are internally connected.
5. During the reset phase, these pins are in input pull-up state. When reset is released, they are configured as Output Push-Pull.
6. During the reset phase, these pins are in input pull-up state. When reset is released, they are configured as Hi-Z.
7. During the reset phase, these pins are in input pull-down state. When reset is released, they are configured as Output Push-Pull.
8. During the reset phase, this pin is in input floating state. When reset is released, it is configured as Output Push-Pull.

Figure 4. STR711 LQFP64 pinout

**Legend / abbreviations for Table 5:**

Type: I = input, O = output, S = supply, HiZ= high impedance,

In/Output level: C = CMOS 0.3V<sub>DD</sub>/0.7V<sub>DD</sub>

C<sub>T</sub>= CMOS 0.3V<sub>DD</sub>/0.7V<sub>DD</sub> with input trigger

T<sub>T</sub>= TTL 0.8V / 2V with input trigger

C/T = Programmable levels: CMOS 0.3V<sub>DD</sub>/0.7V<sub>DD</sub> or TTL 0.8V / 2V

Port and control configuration:


Input: pu/pd= software enabled internal pull-up or pull down  
pu= in reset state, the internal 100kΩ weak pull-up is enabled.  
pd = in reset state, the internal 100kΩ weak pull-down is enabled.

Output: OD = open drain (logic level)  
PP = push-pull  
T = true OD, (P-Buffer and protection diode to V<sub>DD</sub> not implemented),  
5V tolerant.

**Table 5.** STR711/STR712/STR715 pin description (continued)

Pin n°	Pin name	Type	Reset state <sup>1)</sup>	Input		Output		Active in Stdby	Main function (after reset)	Alternate function			
				Input level	interrupt	Capability	OD						
52	P0.0/S0.MISO /U3.TX	I/O	pu	C <sub>T</sub>	4mA	X	X	Port 0.0	SPI0 Master in/Slave out data	UART3 Transmit data output			
									<b>Note:</b> Programming AF function selects UART by default. BSPI must be enabled by SPI_EN bit in the BOOTCR register.				
53	P0.1/S0.MOSI /U3.RX	I/O	pu	C <sub>T</sub>	X	4mA	X	X	Port 0.1	BSPI0: Master out/Slave in data	UART3: Receive Data input		
										<b>Note:</b> Programming AF function selects UART by default. BSPI must be enabled by SPI_EN bit in the BOOTCR register.			
54	P0.2/S0.SCLK /I1.SCL	I/O	pu	C <sub>T</sub>	X	4mA	X	X	Port 0.2	BSPI0: Serial Clock	I2C1: Serial clock		
										<b>Note:</b> Programming AF function selects I2C by default. BSPI must be enabled by SPI_EN bit in the BOOTCR register.			
55	P0.3/S0. <u>SS</u> /I1.SDA	I/O	pu	C <sub>T</sub>	4mA	X	X	Port 0.3	SPI0: Slave Select input active low.	I2C1: Serial Data			
									<b>Note:</b> Programming AF function selects I2C by default. BSPI must be enabled by SPI_EN bit in the BOOTCR register.				
56	P0.4/S1.MISO	I/O	pu	C <sub>T</sub>	4mA	X	X	Port 0.4			SPI1: Master in/Slave out data		
57	V <sub>SS18</sub>	S									Stabilization for main voltage regulator.		
58	V <sub>18</sub>	S									Stabilization for main voltage regulator. Requires external capacitors of at least 10µF + 33nF between V <sub>18</sub> and V <sub>SS18</sub> . See <a href="#">Figure 5</a> .		
59	V <sub>SS</sub>	S									Ground voltage for digital I/Os		
60	P0.5/S1.MOSI	I/O	pu	C <sub>T</sub>	4mA	X	X	Port 0.5			SPI1: Master out/Slave In data		
61	P0.6/S1.SCLK	I/O	pu	C <sub>T</sub>	X	4mA	X	X	Port 0.6	SPI1: Serial Clock			
62	P0.7/S1. <u>SS</u>	I/O	pu	C <sub>T</sub>	4mA	X	X	Port 0.7	SPI1: Slave Select input active low				

Figure 16. RTC crystal oscillator and resonator

**PLL electrical characteristics**

$V_{33} = 3.0$  to  $3.6V$ ,  $V_{33\text{IOPLL}} = 3.0$  to  $3.6V$ ,  $T_A = -40 / 85^\circ\text{C}$  unless otherwise specified.

**Table 19. PLL1 characteristics**

Symbol	Parameter	Test conditions	Value			Unit
			Min	Typ	Max	
$f_{\text{PLLCLK1}}$	PLL multiplier output clock				165	MHz
$f_{\text{PLL1}}$	PLL input clock	FREF_RANGE = 0	1.5		3.0	MHz
		FREF_RANGE = 1 MX[1:0] = '00' or '01'	3.0		8.25	MHz
		FREF_RANGE = 1 MX[1:0] = '10' or '11'	3.0		6	MHz
	PLL input clock duty cycle		25		75	%
$f_{\text{FREE1}}$	PLL free running frequency	FREF_RANGE = 0 MX[1:0] = '01' or '11'		125		kHz
		FREF_RANGE = 0 MX[1:0] = '00' or '10'		250		kHz
		FREF_RANGE = 1 MX[1:0] = '01' or '11'		250		kHz
		FREF_RANGE = 1 MX[1:0] = '00' or '10'		500		kHz
$t_{\text{LOCK1}}$	PLL lock time	FREF_RANGE = 0 Stable Input Clock Stable $V_{33\text{IOPLL}}, V_{18}$			300	$\mu\text{s}$
		FREF_RANGE = 1 Stable Input Clock Stable $V_{33\text{IOPLL}}, V_{18}$			600	$\mu\text{s}$

**Table 25. ESD absolute maximum ratings**

Symbol	Ratings	Conditions	Maximum value <sup>1)</sup>	Unit
$V_{ESD(HBM)}$	Electro-static discharge voltage (Human Body Model)	$T_A=+25^\circ C$	2000	V
$V_{ESD(MM)}$	Electro-static discharge voltage (Machine Model)		200	
$V_{ESD(CDM)}$	Electro-static discharge voltage (Charge Device Model)		750 on corner pins, 500 on others	

**Notes:**

1. Data based on characterization results, not tested in production.

**Static and dynamic latch-up**

- **LU:** 3 complementary static tests are required on 10 parts to assess the latch-up performance. A supply overvoltage (applied to each power supply pin) and a current injection (applied to each input, output and configurable I/O pin) are performed on each sample. This test conforms to the EIA/JESD 78 IC latch-up standard. For more details, refer to the application note AN1181.
- **DLU:** Electro-Static Discharges (one positive then one negative test) are applied to each pin of 3 samples when the micro is running to assess the latch-up performance in dynamic mode. Power supplies are set to the typical values, the oscillator is connected as near as possible to the pins of the micro and the component is put in reset mode. This test conforms to the IEC1000-4-2 and SAEJ1752/3 standards. For more details, refer to the application note AN1181.

**Electrical sensitivities****Table 26. Static and dynamic latch-up**

Symbol	Parameter	Conditions	Class <sup>(1)</sup>
LU	Static latch-up class	$T_A=+25^\circ C$	A
		$T_A=+85^\circ C$	A
		$T_A=+105^\circ C$	A
DLU	Dynamic latch-up class	$V_{DD}=3.3 \text{ V}$ , $f_{OSC4M}=4 \text{ MHz}$ , $f_{MCLK}=32 \text{ MHz}$ , $T_A=+25^\circ C$	A

1. Class description: A Class is an STMicroelectronics internal specification. All its limits are higher than the JEDEC specifications, that means when a device belongs to Class A it exceeds the JEDEC standard. B Class strictly covers all the JEDEC criteria (international standard).

### 4.3.5 I/O port pin characteristics

#### General characteristics





Subject to general operating conditions for  $V_{33}$  and  $T_A$  unless otherwise specified. All unused pins must be kept at a fixed voltage: using the output mode of the I/O for example or an external pull-up or pull-down resistor.



**Table 27. I/O static characteristics**



Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$V_{IL}$	Input low level voltage <sup>1)</sup>	CMOS ports			$0.3V_{33}$	V
$V_{IH}$	Input high level voltage <sup>1)</sup>		$0.7V_{33}$			
$V_{hys}$	Schmitt trigger voltage hysteresis <sup>2)</sup>			0.8		V
$V_{IL}$	Input low level voltage <sup>1)</sup>	P0.15 WAKEUP		0.9	0.8	V
$V_{IH}$	Input high level voltage <sup>1)</sup>		2	1.35		
$V_{hys}$	Schmitt trigger voltage hysteresis <sup>2)</sup>			0.4		V
$V_{IL}$	Input low level voltage <sup>1)</sup>	TTL ports			0.8	V
$V_{IH}$	Input high level voltage <sup>1)</sup>		2.0			
$I_{INJ(PIN)}$	Injected Current on any I/O pin				$\pm 4$	mA
$\Sigma I_{INJ(PIN)}$ <sup>3)</sup>	Total injected current (sum of all I/O and control pins)				$\pm 25$	
$I_{Ikg}$	Input leakage current <sup>4)</sup>	$V_{SS} \leq V_{IN} \leq V_{33}$			$\pm 1$	$\mu A$
$R_{PU}$	Weak pull-up equivalent resistor <sup>5)</sup>	$V_{IN}=V_{SS}$	110	150	700	$k\Omega$
$R_{PD}$	Weak pull-down equivalent resistor <sup>5)</sup>	$V_{IN}=V_{33}$	110	150	700	$k\Omega$
$C_{IO}$	I/O pin capacitance			5		pF

#### Notes:


1. Data based on characterization results, not tested in production.
2. Hysteresis voltage between Schmitt trigger switching levels. Based on characterization results, not tested.
3. When the current limitation is not possible, the  $V_{IN}$  absolute maximum rating must be respected, otherwise refer to  $I_{INJ(PIN)}$  specification. A positive injection is induced by  $V_{IN}>V_{33}$  while a negative injection is induced by  $V_{IN}<V_{SS}$ . Refer to [Section 4.2 on page 35](#) for more details.
4. Leakage could be higher than max. if negative current is injected on adjacent pins.
5. The  $R_{PU}$  pull-up and  $R_{PD}$  pull-down equivalent resistor are based on a resistive transistor (corresponding  $I_{PU}$  and  $I_{PD}$  current characteristics described in [Figure 18](#) to [Figure 19](#)).

**Figure 17.**  $R_{PU}$  vs.  $V_{33}$  with  $V_{IN}=V_{SS}$ **Figure 18.**  $I_{PU}$  vs.  $V_{33}$  with  $V_{IN}=V_{SS}$ **Figure 19.**  $R_{PD}$  vs.  $V_{33}$  with  $V_{IN}=V_{33}$ **Figure 20.**  $I_{PD}$  vs.  $V_{33}$  with  $V_{IN}=V_{33}$ 

**Figure 22. Typical  $V_{OL}$  vs.  $V_{33}$** **Figure 23. Typical  $V_{OH}$  vs.  $V_{33}$** 

**Figure 25. Read cycle timing: 16-bit read on 16-bit memory****Figure 26. Read cycle timing: 32-bit read on 16-bit memory**

See [Table 32](#) for read timing data.

**Figure 27. Read cycle timing: 16-bit read on 8-bit memory**

### 4.3.11 ADC characteristics

Subject to general operating conditions for AV<sub>DD</sub>, f<sub>PCLK2</sub>, and T<sub>A</sub> unless otherwise specified.

**Table 40. ADC characteristics**

Symbol	Parameter	Conditions	Min	Typ <sup>1)</sup>	Max	Unit
f <sub>MOD</sub>	Modulator Oversampling frequency				2.1	MHz
V <sub>AIN</sub>	Conversion voltage range <sup>2)3)</sup>		0		2.5	V
I <sub>lkg</sub>	Negative input leakage current on analog pins	V <sub>IN</sub> <V <sub>SS</sub> ,  I <sub>IN</sub>  <400µA on adjacent analog pin		5	6	µA
PBR	Passband Ripple				0.1	dB
SINAD	S/N and Distortion		56	63		dB
THD	Total Harmonic Distortion		60	74		dB
Z <sub>IN</sub>	Input Impedance	f <sub>MOD</sub> = 2 MHz	1			MΩ
C <sub>ADC</sub>	Internal sample and hold capacitor				3.2	pF
t <sub>CONV</sub>	Total Conversion time (including sampling time)		2048/ f <sub>MOD</sub> (max)			
I <sub>ADC</sub>	Normal mode	T <sub>A</sub> = 27 °C		2.5	3.0	mA
	Standby mode	T <sub>A</sub> = 27 °C			1	µA

**Notes:**

1. Unless otherwise specified, typical data are based on T<sub>A</sub>=25°C and AV<sub>DD</sub>-AV<sub>SS</sub>=3.3V. They are given only as design guidelines and are not tested.
2. Any added external serial resistor will downgrade the ADC accuracy (especially for resistance greater than 10kΩ). Data based on characterization results, not tested in production.
3. Calibration is needed once after each power-up.

Figure 42. 64-Low profile fine pitch ball grid array package




Figure 43. 144-low profile fine pitch ball grid array package





Figure 44. Recommended PCB design rules (0.80/0.75mm pitch BGA)



## 5.2 Thermal characteristics

The average chip-junction temperature,  $T_J$ , in degrees Celsius, may be calculated using the following equation:

$$T_J = T_A + (P_D \times \Theta_{JA}) \quad (1)$$

Where:

- $T_A$  is the Ambient Temperature in  $^{\circ}\text{C}$ ,
- $\Theta_{JA}$  is the Package Junction-to-Ambient Thermal Resistance, in  $^{\circ}\text{C}/\text{W}$ ,
- $P_D$  is the sum of  $P_{INT}$  and  $P_{I/O}$  ( $P_D = P_{INT} + P_{I/O}$ ),
- $P_{INT}$  is the product of  $I_{DD}$  and  $V_{DD}$ , expressed in Watts. This is the Chip Internal Power.

$P_{I/O}$  represents the Power Dissipation on Input and Output Pins;

Most of the time for the application  $P_{I/O} < P_{INT}$  and can be neglected. On the other hand,  $P_{I/O}$  may be significant if the device is configured to drive continuously external modules and/or memories.

An approximate relationship between  $P_D$  and  $T_J$  (if  $P_{I/O}$  is neglected) is given by:

$$P_D = K / (T_J + 273^{\circ}\text{C}) \quad (2)$$

Therefore (solving equations 1 and 2):

$$K = P_D \times (T_A + 273^{\circ}\text{C}) + \Theta_{JA} \times P_D^2 \quad (3)$$

where:


$K$  is a constant for the particular part, which may be determined from equation (3) by measuring  $P_D$  (at equilibrium) for a known  $T_A$ . Using this value of  $K$ , the values of  $P_D$  and  $T_J$  may be obtained by solving equations (1) and (2) iteratively for any value of  $T_A$ .

**Table 42. Thermal characteristics**

Symbol	Parameter	Value	Unit
$\Theta_{JA}$	Thermal Resistance Junction-Ambient LQFP 144 - 20 x 20 mm / 0.5 mm pitch	42	$^{\circ}\text{C}/\text{W}$
$\Theta_{JA}$	Thermal Resistance Junction-Ambient LQFP 64 - 10 x 10 mm / 0.5 mm pitch	45	$^{\circ}\text{C}/\text{W}$
$\Theta_{JA}$	Thermal Resistance Junction-Ambient LFBGA 64 - 8 x 8 x 1.7mm	58	$^{\circ}\text{C}/\text{W}$
$\Theta_{JA}$	Thermal Resistance Junction-Ambient LFBGA 144 - 10 x 10 x 1.7mm	50	$^{\circ}\text{C}/\text{W}$

## 7 Ordering information

Figure 49. STR71xF ordering information scheme



1. For a list of available options (e.g. memory size, package) and orderable part numbers or for further information on any aspect of this device, please go to [www.st.com](http://www.st.com) or contact the ST Sales Office nearest to you.

**Table 44. Document revision history (continued)**

Date	Revision	Changes
22-May-2006	8	<p>Added Flashless device.</p> <p>Changed reset state of pins P1.10 and P1.13 from pu to pd, P0.15 from pu to floating and removed x in interrupt column for P1.15 and P1.12 in <a href="#">Table 4</a> and <a href="#">Table 5</a></p> <p>Added notes under <a href="#">Table 4</a> on EMI pin reset state.</p> <p>Corrected inch value for d3 in <a href="#">Figure 40</a></p> <p>Added footprint diagrams in <a href="#">Figure 40</a> and <a href="#">Figure 43</a></p> <p>Updated <a href="#">Section 4: Electrical parameters</a></p>
01-Aug-2006	9	<p>Flash data retention changed to 20 years at 85° C.</p> <p>Changed note 8 on page 19</p> <p>Changed note 1 on page 45</p>
06-Nov-2006	10	<p>Added STR715FR0T1 in <a href="#">Table 42: Order codes</a></p> <p>P0.12 corrected in <a href="#">Table 5 on page 25</a></p>
20-Mar-2007	11	<p>Added characteristics of <a href="#">BSPi - buffered serial peripheral interface on page 63</a></p> <p>Updated <a href="#">Table 21: Low-power mode wakeup timing on page 46</a></p>
13-Feb-2008	12	<p>Updated ordering information</p> <p>Updated USB characteristics</p> <p>Updated external clock characteristics</p>
03-Apr-2013	13	<p>Updated title (to be in line with the “device summary” table)</p> <p>Updated ST Logo and Disclaimer</p> <p>Added <a href="#">Section 8: Known limitations</a></p>