



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Obsolete
Core Processor	ARM7®
Core Size	32-Bit Single-Core
Speed	66MHz
Connectivity	CANbus, HDLC, I ² C, SmartCard, SPI, UART/USART
Peripherals	PWM, WDT
Number of I/O	32
Program Memory Size	128KB (128K x 8 + 16K)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	32K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 4x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LFBGA
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/str712fr1h6

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

2 Description

ARM® core with embedded Flash and RAM

The STR71x series is a family of ARM-powered 32-bit microcontrollers with embedded Flash and RAM. It combines the high performance ARM7TDMI CPU with an extensive range of peripheral functions and enhanced I/O capabilities. STR71xF devices have on-chip high-speed single voltage FLASH memory and high-speed RAM. STR710R devices have high-speed RAM but no internal Flash. The STR71x family has an embedded ARM core and is therefore compatible with all ARM tools and software.

Extensive tools support

STMicroelectronics' 32-bit, ARM core-based microcontrollers are supported by a complete range of high-end and low-cost development tools to meet the needs of application developers. This extensive line of hardware/software tools includes starter kits and complete development packages all tailored for ST's ARM core-based MCUs. The range of development packages includes third-party solutions that come complete with a graphical development environment and an in-circuit emulator/programmer featuring a JTAG application interface. These support a range of embedded operating systems (OS), while several royalty-free OSs are also available.

For more information, please refer to ST MCU site http://www.st.com/mcu



Flexible power management

To minimize power consumption, you can program the STR71x to switch to SLOW, WAIT, LPWAIT (low power wait), STOP or STANDBY mode depending on the current system activity in the application.

Flexible clock control

Two external clock sources can be used, a main clock and a 32 kHz backup clock. The embedded PLL allows the internal system clock (up to 66 MHz) to be generated from a main clock frequency of 16 MHz or less. The PLL output frequency can be programmed using a wide selection of multipliers and dividers. The microcontroller core, APB1 and APB2 peripherals are in separate clock domains and can be programmed to run at different frequencies during application runtime. The clock to each peripheral is gated with an individual control bit to optimize power usage by turning off peripherals any time they are not required.

Voltage regulators

The STR71x requires an external 3.0-3.6V power supply. There are two internal Voltage Regulators for generating the 1.8V power supply for the core and peripherals. The main VR is switched off during low power operation.

Low voltage detectors

Both the Main Voltage Regulator and the Low Power Voltage Regulator contain each a low voltage detection circuitry which keep the device under reset when the corresponding controlled voltage value (V_{18} or V_{18BKP}) falls below 1.35V (+/- 10%). This enhances the security of the system by preventing the MCU from going into an unpredictable state.

An external reset circuit must be used to provide the RESET at V_{33} power-up. It is not sufficient to rely on the RESET generated by the LVD in this case. This is because LVD operation is guaranteed only when V_{33} is within the specification.

3.1 On-chip peripherals

CAN interface (STR710 and STR712)

The CAN module is compliant with the CAN specification V2.0 part B (active). The bit rate can be programmed up to 1 MBaud.

USB interface (STR710 and STR711)

The full-speed USB interface is USB V2.0 compliant and provides up to 16 bidirectional/32 unidirectional endpoints, up to 12 Mb/s (full-speed), support for bulk transfer, isochronous transfers and USB Suspend/Resume functions.

Standard timers

Each of the four timers have a 16-bit free-running counter with 7-bit prescaler

Three timers each provide up to two input capture/output compare functions, a pulse counter function, and a PWM channel with selectable frequency.

The fourth timer is not connected to the I/O ports. It can be used by the application software for general timing functions.



		• • • • • •				••						
	Α	В	С	D	Е	F	G	Н	J	к	L	М
1	P0.10	P2.0	P2.1	VSS	P2.2	P2.6	BOOT EN	P2.12	P2.13	P2.15	JTDI	N.C.
2	VSS	RDn	P0.11	V33	P2.3	P2.8	P2.9	JTMS	JTRSTn	TEST	TEST	N.C.
3	V33	P0.9	P0.12	P0.13	P2.4	N.C.	P2.10	JTCK	NU	V33	N.C.	DBG RQS
4	P0.6	P0.7	P0.8	P0.14	P2.5	N.C.	P2.11	JTDO	СК	CKOUT	VSSIO- PLL	N.C.
5	A.19	WEn.1	WEn.0	P0.5	P2.7	VSS	P2.14	N.C.	RTCX- TO	RTCXTI	N.C.	P0.15
6	P0.3	A.15	A.16	A.17	A.18	V33	V18	N.C.	N.C.	V18BK P	VSS BKP	STDBY
7	P0.2	P0.1	P0.4	VSS18	V18	A.14	D.12	D.1	D.0	nc	VSS18	RSTIN
8	A.9	A.10	A.11	A.13	P0.0	A.0	D.11	P1.12/ CANTX	N.C.	AVSS	D.3	D.2
9	VSS	V33	A.5	A.6	V33	D.15	D.10	P1.8	D.9	P1.0	N.C.	N.C.
10	A.8	N.C.	P1.15	P1.13	VSS	D.14	USBDN	P1.7	D.8	P1.5	P1.1	D.4
11	A.7	N.C.	P1.14	P1.10	A.2	D.13	USBDP	VSS	D.5	P1.4	P1.3	AVDD
12	A.12	A.4	A.3	P1.9	A.1	P1.11/ CANRX	N.C.	V33IO- PLL	P1.6	D.7	D.6	P1.2

STR710 BGA ball connections Table 3

Legend / abbreviations for Table 4:

Type:

I = input, O = output, S = supply, HiZ= high impedance,

In/Output level: C = CMOS $0.3V_{DD}/0.7V_{DD}$ C_T= CMOS $0.3V_{DD}/0.7V_{DD}$ with input trigger T_T= TTL 0.8 V/2 V with input trigger C/T = Programmable levels: CMOS $0.3V_{DD}/0.7V_{DD}$ or TTL 0.8 V / 2 V

Port and control configuration:

Input:	pu/pd= software enabled internal pull-up or pull down
	pu= in reset state, the internal 100k Ω weak pull-up is enabled.
	pd = in reset state, the internal $100k\Omega$ weak pull-down is enabled.
Output:	OD = open drain (logic level)

PP = push-pull

T = true OD, (P-Buffer and protection diode to V_{DD} not implemented), 5 V tolerant.





Table 4.	STR710 pin description
----------	------------------------

Pir	ח n°	-		,	Inp	ut	Οι	utpu	t	dby	Main		
LQFP144	BGA144	Pin name	Type	Reset state	Input level	interrupt	Capability	ОD	ЬР	Active in Sto	function (after reset)	Alternate function	
59	L7	V _{SS18}	S								Stabilizatio	on for main voltag	ge regulator.
60	K7	N.C.									Not conne	cted (not bonded	()
61	J7	D.0	I/O	6)			8mA						
62	H7	D.1	I/O	6)			8mA						
63	M8	D.2	I/O	6)			8mA				External N	lemory Interface	: data bus
64	L8	D.3	I/O	6)			8mA						
65	M10	D.4	I/O	6)			8mA						
66	M11	V _{DDA}	S								Supply voltage for A/D Converter		
67	K8	V _{SSA}	S								Ground vo	Itage for A/D Co	nverter
68	J8	N.C.									Not connected (not bonded)		
69	M9	N.C.									Not connected (not bonded)		
70	L9	N.C.									Not connected (not bonded)		
71	К9	P1.0/T3.OCM PB/AIN.0	I/O	pu	CT		4mA	x	х		Port 1.0	Timer 3: Output Compare B	ADC: Analog input 0
72	L10	P1.1/T3.ICAP A/T3.EXTCLK/ AIN.1	I/O	pu	C _T		4mA	х	х		Port 1.1	Timer 3: Input Capture A or External Clock input	ADC: Analog input 1
73	M12	P1.2/T3.OCM PA/AIN.2	I/O	pu	CT		4mA	x	х		Port 1.2	Timer 3: Output Compare A	ADC: Analog input 2
74	L11	P1.3/T3.ICAP B/AIN.3	I/O	pu	CT		4mA	х	х		Port 1.3	Timer 3: Input Capture B	ADC: Analog input 3
75	K11	P1.4/T1.ICAP A/T1.EXTCLK	I/O	pu	CT		4mA	х	х		Port 1.4	Timer 1: Input Capture A	Timer 1: External Clock input
76	K10	P1.5/T1.ICAP B	I/O	pu	CT		4mA	х	х		Port 1.5	Timer 1: Input Capture B	
77	J12	P1.6/T1.OCM PB	I/O	pu	CT		4mA	x	x		Port 1.6	Timer 1: Output Compare B	
78	J11	D.5	I/O	6)			8mA						
79	L12	D.6	I/O	6)			8mA]		
80	K12	D.7	I/O	6)			8mA				External N	lemory Interface	: data bus
81	J10	D.8	I/O	6)	1	1	8mA						
82	J9	D.9	I/O	6)	1		8mA						



Table 4.STR710 pin description

Pir	ו n°			e ¹⁾	Inp	ut	Οι	utpu	t	dby	Main			
LQFP144	BGA144	Pin name	Type	Reset stat	Input level	interrupt	Capability	ОD	dd	Active in St	function Alternate function (after reset)		ate function	
83	H12	V _{33IO-PLL}	S								Supply voltage for digital I/O circuitry and for PLL reference $^{\!$			
84	H11	V _{SSIO-PLL}	s								Ground vo reference ⁴	Ground voltage for digital I/O circuitry and for PLL reference ⁴⁾		
85	H10	P1.7/T1.OCM PA	I/O	pu	CT		4mA	x	x		Port 1.7 Timer 1: Output Compare A			
86	H9	P1.8	I/O	pd	C_{T}		4mA	х	Х		Port 1.8			
87	G12	N.C.									Not conne	cted (not bonded)	
88	F12	P1.11/CANRX	I/O	pu	CT	x	4mA	х	х		Port 1.11	CAN: receive da Note: On STR7	ata input '10 and STR712 only	
89	H8	P1.12/CANTX	I/O	pu	CT		4mA	х	х		Port 1.12 CAN: Transmit data output Note: On STR710 and STR71		data output 10 and STR712 only	
90	G11	USBDP	I/O		CT						USB bidirectional data (data +). Reset state = HiZ Note: On STR710 and STR711 only This pin requires an external pull-up to V_{33} to maintain a high level.			
91	G10	USBDN	I/O		CT						USB bidirectional data (data -). Reset state = HiZ Note: On STR710 and STR711 only.			
92	G9	D.10	I/O	6)			8mA							
93	G8	D.11	I/O	6)			8mA							
94	G7	D.12	I/O	6)			8mA				Extornal M	Iomony Interface:	data hua	
95	F11	D.13	I/O	6)			8mA					lemory intenace.	uala bus	
96	F10	D.14	I/O	6)			8mA							
97	F9	D.15	I/O	6)			8mA							
98	F8	A.0	0	7)			8mA		Х					
99	E12	A.1	0	7)			8mA		Х					
100	E11	A.2	0	7)			8mA		Х		External N	lemory Interface:	address bus	
101	C12	A.3	0	7)			8mA		Х					
102	B12	A.4	0	7)			8mA		Х					
103	E10	V _{SS}	S								Ground vo	Itage for digital I/	O circuitry ⁴⁾	
104	E9	V ₃₃	S								Supply vol	tage for digital I/0	O circuitry ⁴⁾	
105	D12	P1.9	I/O	pd	C_T		4mA	Х	Х		Port 1.9			
106	D11	P1.10/ USBCLK	I/O	pd	C/ T		4mA	х	х		Port 1.10	USB: 48 MHZ clock input		



Pir	ח n°			e ¹⁾	Inp	ut	Οι	utpu	t	dby	Main				
LQFP144	BGA144	Pin name	Type	Reset stat	Input level	interrupt	Capability	ОD	dд	Active in St	function (after reset)	Alternate function			
							Port (Port 0.8	UART0: Receive Data input	UART0: Transmit data output.				
143	C4	U0.TX	I/O	pd	CT	х	4mA	Т			Note: This (half duple Output. Th UART tran	pin may be used x) if programmed pe pin will be tri-s smission is in pr	d for single wire UART as Alternate Function tated except when ogress		
144	В3	P0.9/U0.TX/ BOOT.0	I/O	pd	CT		4mA	x	х		Port 0.9	Select Boot Configuration input	UART0: Transmit data output		

Table 4. STR710 pin description

 The Reset configuration of the I/O Ports is IPUPD (input pull-up/pull down). Refer to Table 6 on page 30. The Port bit configuration at reset is PC0=1, PC1=1, PC2=0. The port data register bit (PD) value depends on the pu/pd column which specifies whether the pull-up or pull-down is enabled at reset

2. In reset state, these pins configured as Input PU/PD with weak pull-up enabled. They must be configured by software as Alternate Function (see *Table 6: Port bit configuration table on page 30*) to be used by the External Memory Interface.

- In reset state, these pins configured as Input PU/PD with weak pull-down enabled to output Address 0x0000 0000 using the External Memory Interface. To access memory banks greater than 1Mbyte, they need to be configured by software as Alternate Function (see *Table 6: Port bit configuration table on* page 30).
- 4. $V_{33IO-PLL}$ and V_{33} are internally connected. $V_{SSIO-PLL}$ and V_{SS} are internally connected.
- 5. During the reset phase, these pins are in input pull-up state. When reset is released, they are configured as Output Push-Pull.
- 6. During the reset phase, these pins are in input pull-up state. When reset is released, they are configured as Hi-Z.
- 7. During the reset phase, these pins are in input pull-down state. When reset is released, they are configured as Output Push-Pull.
- 8. During the reset phase, this pin is in input floating state. When reset is released, it is configured as Output Push-Pull.



3.4 Pin description for 64-pin packages





1. CANTX and CANRX in STR712F only, in STR715F they are general purpose I/Os.



Electrical parameters 4

4.1 Parameter conditions

Unless otherwise specified, all voltages are referred to V_{SS}.

4.1.1 Minimum and maximum values

Unless otherwise specified the minimum and maximum values are guaranteed in the worst conditions of ambient temperature, supply voltage and frequencies by tests in production on 100% of the devices with an ambient temperature at $T_A=25^{\circ}C$ and $T_A=T_Amax$ (given by the selected temperature range).

Data based on characterization results, design simulation and/or technology characteristics are indicated in the table footnotes and are not tested in production. Based on characterization, the minimum and maximum values refer to sample tests and represent the mean value plus or minus three times the standard deviation (mean $\pm 3\Sigma$).

4.1.2 **Typical values**

Unless otherwise specified, typical data are based on $T_A=25^{\circ}C$, $V_{33}=3.3V$ (for the 3.0V≰/33\$.6V voltage range) and V18=1.8V. They are given only as design guidelines and are not tested.

Typical ADC accuracy values are determined by characterization of a batch of samples from a standard diffusion lot over the full temperature range, where 95% of the devices have an error less than or equal to the value indicated (mean $\pm 2\Sigma$).

4.1.3 Typical curves

Unless otherwise specified, all typical curves are given only as design guidelines and are not tested.

4.1.4 Loading capacitor

The loading conditions used for pin parameter measurement are shown in Figure 9.

4.1.5 Pin input voltage

The input voltage measurement on a pin of the device is described in *Figure 10*.

Figure 9. **Pin loading conditions** Figure 10.





Symbol	Ratings	Max.	Unit
I _{V33}	Total current into $V_{33}/V_{33IO-PLL}$ power lines (source) ²⁾	150	
I _{VSS}	Total current out of $V_{SS}/V_{SSIO-PLL}$ ground lines (sink) ²⁾	150	
l	Output current sunk by any I/O and control pin	25	
١O	Output current source by any I/Os and control pin	- 25	m۸
I _{INJ(PIN)} ^{1) 3)}	Injected current on RSTIN pin	± 5	ША
	Injected current on CK pin	± 5	
	Injected current on any other pin 4)	± 5	
ΣI _{INJ(PIN)} 1)	Total injected current (sum of all I/O and control pins) 4)	± 25	

Table 9. Current characteristics

The I_{INJ(PIN)} must never be exceeded. This is implicitly insured if V_{IN} maximum is respected. If V_{IN} maximum cannot be respected, the injection current must be limited externally to the I_{INJ(PIN)} value. A positive injection is induced by V_{IN}>V₃₃ while a negative injection is induced by V_{IN}<V_{SS}. For true open-drain pads, there is no positive injection current, and the corresponding V_{IN} maximum must always be respected. Data based on T_A = 25 °C.

All 3.3V power (V₃₃, AV_{DD}, V_{33IO-PLL}) and ground (V_{SS}, AV_{SS}, V_{SSIO-PLL}) pins must always be connected to the external 3.3V supply.

Negative injection disturbs the analog performance of the device. See note in *Section 4.3.11: ADC characteristics on page 66.*

When several inputs are submitted to a current injection, the maximum $\Sigma I_{INJ(PIN)}$ is the absolute sum of the positive and negative injected currents (instantaneous values). These results are based on characterization with $\Sigma I_{INJ(PIN)}$ maximum current injection on four I/O port pins of the device.

Only when using external 1.8V power supply. All the power (V_{18} , V_{18BKP}) and ground (V_{SS18} , V_{SSBKP}) pins must always be connected to the external 1.8V supply.

Symbol	Ratings	Value	Unit
T _{STG}	Storage temperature range	-65 to +150	°C
TJ	Maximum junction temperature (see <i>Section 5</i> page 73)	.2: Thermal characte	ristics on

Table 10. Thermal characteristics



Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{RTCXT1}	External clock source frequency		0		500	kHz
V _{RTCXT1H}	RTCXT1 input pin high level voltage		0.7xV ₃₃		V ₃₃	V
V _{RTCXT1L}	RTCXT1 input pin low level voltage		V _{SS}		0.3xV ₃₃	v
t _{w(RTCXT1)} t _{w(RTCXT1)}	RTCXT1 high or low time ¹⁾		100			ne
t _{r(RTCXT1)} t _{f(RTCXT1)}	RTCXT1 rise or fall time ¹⁾				5	115
C _{IN(RTCXT1)}	RTCXT1 input capacitance ¹⁾			5		pF
DuCy(RTCXT1)	Duty cycle		30		70	%
١ _L	RTCXT1 Input leakage current	V _{SS} ⋬ _{IN} ⋬ ₃₃			±1	μA

Table 17. RTCXT1 external clock characteristics

Notes:

1. Data based on design simulation and/or technology characteristics, not tested in production.







PLL electrical characteristics

 V_{33} = 3.0 to 3.6V, $V_{33IOPLL}$ = 3.0 to 3.6V, T_A = -40 / 85 $^\circ C$ unless otherwise specified.

Symbol	Paramotor	Tast conditions		Value		Unit
Symbol	Falameter	rest conditions	Min	Тур	Max	Onit
f _{PLLCLK1}	PLL multiplier output clock				165	MHz
		FREF_RANGE = 0	1.5		3.0	MHz
f _{PLL1}	PLL input clock	FREF_RANGE = 1 MX[1:0]='00' or '01'	3.0		8.25	MHz
		FREF_RANGE = 1 MX[1:0]='10' or '11'	3.0		6	MHz
	PLL input clock duty cycle		25		75	%
		FREF_RANGE = 0 MX[1:0]='01' or '11'		125		kHz
£	PLL free running frequency	FREF_RANGE = 0 MX[1:0]='00' or '10'		250		kHz
^I FREE1		FREF_RANGE = 1 MX[1:0]='01' or '11'		250		kHz
		FREF_RANGE = 1 MX[1:0]='00' or '10'		500		kHz
t _{LOCK1}	PLL lock time	FREF_RANGE = 0 Stable Input Clock Stable $V_{33IOPLL}$, V_{18}			300	μs
		FREF_RANGE = 1 Stable Input Clock Stable $V_{33IOPLL}$, V_{18}			600	μs

	Table 19.	PLL1 characteristics
--	-----------	----------------------



Symbol	Parameter	Test conditions	Value			Unit
			Min	Тур	Max	onic
$\Delta t_{\text{JITTER1}}$	PLL jitter (peak to peak)	$t_{PLL} = 4 \text{ MHz},$ MX[1:0]='11' Global Output division = 32 (Output Clock = 2 MHz)		0.7	2	ns

 Table 19.
 PLL1 characteristics (continued)

Table 20.PLL2 characteristics

Symbol	Parameter	Test conditions	Value			Unit
Symbol		rest conditions	Min	Тур	Max	onin
f _{PLLCLK2}	PLL multiplier output clock				140	MHz
f _{PLL2} PLL input clock	FREF_RANGE = 0	1.5		3.0	MHz	
	FREF_RANGE = 1	3.0		5	MHz	
t _{LOCK2}	PLL lock time	FREF_RANGE = 0 Stable Input Clock Stable $V_{33IOPLL}$, V_{18}			300	μs
		FREF_RANGE = 1 Stable Input Clock Stable $V_{33IOPLL}$, V_{18}			600	μs
Δt _{JITTER2}	PLL jitter (peak to peak)	t _{PLL} = 4 MHz, MX[1:0]='11' Global Output division = 32 (Output Clock = 2 MHz)		0.7	2	ns

Table 21. Low-power mode wakeup timing

Symbol	Parameter	Тур	Unit
t _{WULPWFI}	Wakeup from LPWFI mode	26 ⁽¹⁾	μs
t _{WUSTOP}	Wakeup from STOP mode	2048	CLK Cycles (2)
t _{WUSTBY}	Wakeup from STANDBY mode	2048 CLK Cycles + 8 CLK2 Cycles ⁽³⁾	Cycles

1. Clock selected is CK2_16, Main VReg OFF and Flash in power-down

2. The CLK clock is derived from the external oscillator.

3. Refer to Figure 7. Reset General Timing in the STR71xF Reference Manual (UM0084)



4.3.3 Memory characteristics

Flash memory

 V_{33} = 3.0 to 3.6V, T_A = -40 to 85 $^\circ C$ unless otherwise specified.

Table 22. Fla	ash memory	^v characteristics
---------------	------------	------------------------------

	Demonstern	Testessille	Value			1114
Symbol	Parameter	lest conditions	Min.	Тур	Max ¹⁾	Unit
t _{PW}	Word Program			40		μs
t _{PDW}	Double Word Program			60		μs
t _{PB0}	Bank 0 Program (256K)	Double Word Program		1.6	2.1	s
t _{PB1}	Bank 1 Program (16K)	Double Word Program		130	170	ms
t _{ES}	Sector Erase (64K)	Not preprogrammed Preprogrammed		2.3 1.9	4.0 3.3	s
t _{ES}	Sector Erase (8K)	Not preprogrammed Preprogrammed		0.7 0.6	1.1 1.0	S
t _{ES}	Bank 0 Erase (256K)	Not preprogrammed Preprogrammed		8.0 6.6	13.7 11.2	S
t _{ES}	Bank 1 Erase (16K)	Not preprogrammed Preprogrammed		0.9 0.8	1.5 1.3	S
t _{RPD} ²⁾	Recovery when disabled				20	μs
t _{PSL} 2)	Program Suspend Latency				10	μs
t _{ESL} 2)	Erase Suspend Latency				300	μs
N _{END_B0}	Endurance (Bank 0 sectors)		10			kcycles
N _{END_B1}	Endurance (Bank 1 sectors)		100			kcycles
t _{RET}	Data Retention (Bank 0 and Bank 1)	T _A =85°	20			Years
t _{ESR}	Erase Suspend Rate	Min time from Erase Resume to next Erase Suspend	20			ms

Notes:

1. $T_A\!=\!45^\circ\!C$ after 0 cycles. Guaranteed by characterization, not tested in production.

2. Guaranteed by design, not tested in production





RSTIN pin

The RSTIN pin input driver is CMOS. A permanent pull-up is present which is the same as as R_{PU} (see *Table 27 on page 51*)

Subject to general operating conditions for V_{33} and T_A unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ ¹⁾	Max	Unit
V _{IL(RSTINn)}	RSTIN Input low level voltage 1)				0.8	v
V _{IH(RSTINn)}	RSTIN Input high level voltage 1)		2			v
V _{F(RSTINn)}	RSTIN Input filtered pulse ²⁾				500	ns
V _{NF(RSTINn)}	RSTIN Input not filtered pulse ²⁾		1.2			μs

Table 29. RESET pin characteristics

Notes:

- 1. Data based on characterization results, not tested in production.
- 2) Data guaranteed by design, not tested in production.

Figure 24. Recommended **RSTIN** pin protection.¹⁾



Notes:

- The R_{PU} pull-up equivalent resistor is based on a resistive transistor (corresponding I_{PU} current characteristics described in *Figure 18*).
- 2. The reset network protects the device against parasitic resets.
- The user must ensure that the level on the RSTIN pin can go below the V_{IL(RSTINn)} max. level specified in *Table 29*. Otherwise the reset will not be taken into account internally.



Symbol	Parameter	Standard mode I ² C		Fast mode I ² C ⁵⁾		Unit
		Min ¹⁾	Max ¹⁾	Min ¹⁾	Max ¹⁾	
t _{w(SCLL)}	SCL clock low time	4.7		1.3		
t _{w(SCLH)}	SCL clock high time	4.0		0.6		μs
t _{su(SDA)}	SDA setup time	250		100		
t _{h(SDA)}	SDA data hold time	0 ³⁾		0 ²⁾	900 ³⁾	
t _{r(SDA)} t _{r(SCL)}	SDA and SCL rise time		1000	20+0.1C _b	300	ns
t _{f(SDA)} t _{f(SCL)}	SDA and SCL fall time		300	20+0.1C _b	300	
t _{h(STA)}	START condition hold time	4.0		0.6		
t _{su(STA)}	Repeated START condition setup time	4.7		0.6		μs
t _{su(STO)}	STOP condition setup time	4.0		0.6		μs
t _{w(STO:STA)}	STOP to START condition time (bus free)	4.7		1.3		μs
C _b	Capacitive load for each bus line		400		400	pF

Table 34. I2C characteristics

Notes:

- 1. Data based on standard I^2C protocol requirement, not tested in production.
- 2. The device must internally provide a hold time of at least 300 ns for the SDA signal in order to bridge the undefined region of the falling edge of SCL.
- 3. The maximum hold time $t_{h(\mbox{SDA})}$ is not applicable.
- 4. Measurement points are done at CMOS levels: $0.3 x V_{\text{DD}}$ and $0.7 x V_{\text{DD}}.$
- 5. f_{PCLK1} , must be at least 8 MHz to achieve max fast I²C speed (400 kHz).
- 6. The following table gives the values to be written in the I2CCCR register to obtain the required I^2C SCL line frequency.



4.3.10 USB characteristics

The USB interface is USB-IF certified (Full Speed).

Table 37. USB startup time

Symbol	Parameter	Conditions	Max	Unit
t _{STARTUP}	USB transceiver startup time		1	μs

Table 38. USB DC characteristics

Symbol	Parameter	Conditions	Min. ⁽¹⁾⁽²⁾	Max. ⁽¹⁾⁽²⁾	Unit		
	Input Levels						
V _{DI}	Differential Input Sensitivity	I(DP, DM)	0.2				
V _{CM}	Differential Common Mode Range	Includes V _{DI} range	0.8	2.5	v		
V _{SE}	Single Ended Receiver Threshold		1.3	2.0			
Output Levels							
V _{OL}	Static Output Level Low	${\sf R}_{\sf L}$ of 1.5 k Ω to 3.6V ⁽³⁾		0.3	v		
V _{OH}	Static Output Level High	${\sf R}_{\sf L}$ of 15 k Ω to ${\sf V}_{\sf SS}{}^{(3)}$	2.8	3.6	v		

1. All the voltages are measured from the local ground potential.

2. It is important to be aware that the DP/DM pins are not 5 V tolerant. As a consequence, in case of a a shortcut with Vbus (typ: 5.0V), the protection diodes of the DP/DM pins will be direct biased . This will not damage the device if not more than 50 mA is sunk for longer than 24 hours but the reliability may be affected.

3. $\ensuremath{\,R_L}$ is the load connected on the USB drivers

Figure 37. USB: data signal rise and fall time



Table 39.

USB: Full speed driver electrical characteristics

Symbol	Parameter	Conditions	Min	Max	Unit
t _r	Rise time ⁽¹⁾	C _L =50 pF	4	20	ns
t _f	Fall Time ¹⁾	C _L =50 pF	4	20	ns
t _{rfm}	Rise/ Fall Time matching	t _r /t _f	90	110	%
V _{CRS}	Output signal Crossover Voltage		1.3	2.0	V

1. Measured from 10% to 90% of the data signal. For more detailed information, please refer to USB Specification - Chapter 7 (version 2.0).





Figure 38. ADC accuracy characteristics

1. Example of an actual transfer curve

- 2. The ideal transfer curve
- 3. End point correlation line

Legend for Figure 38

 ${\bf E_{D}}{=}{\rm Differential}$ Linearity Error: maximum deviation between actual steps and the ideal one. ${\bf E_{L}}{=}{\rm Integral}$ Linearity Error: maximum deviation between any actual transition and the end point correlation line.

Equation 1

$$1\text{LSB}_{\text{IDEAL}} = \frac{\text{AVDD} - \text{AVSS}}{4095}$$





Figure 41. 144-Pin low profile quad flat package



5.2 Thermal characteristics

The average chip-junction temperature, T_J , in degrees Celsius, may be calculated using the following equation:

$$T_{J} = T_{A} + (P_{D} \times \Theta_{JA})$$
(1)

Where:

- T_A is the Ambient Temperature in °C,
- Θ_{JA} is the Package Junction-to-Ambient Thermal Resistance, in ° C/W,
- P_D is the sum of P_{INT} and $P_{I/O} (P_D = P_{INT} + P_{I/O})$,
- P_{INT} is the product of I_{DD} and V_{DD}, expressed in Watts. This is the Chip Internal Power.

P_{I/O} represents the Power Dissipation on Input and Output Pins;

Most of the time for the application $P_{I/O} < P_{INT}$ and can be neglected. On the other hand, $P_{I/O}$ may be significant if the device is configured to drive continuously external modules and/or memories.

An approximate relationship between P_D and T_J (if $P_{I/O}$ is neglected) is given by:

$$P_{D} = K / (T_{J} + 273^{\circ}C)$$
 (2)

Therefore (solving equations 1 and 2):

$$K = P_{D} x (T_{A} + 273^{\circ}C) + \Theta_{JA} x P_{D}^{2}$$
(3)

where:

K is a constant for the particular part, which may be determined from equation (3) by measuring P_D (at equilibrium) for a known $T_{A.}$ Using this value of K, the values of P_D and T_J may be obtained by solving equations (1) and (2) iteratively for any value of T_A .

Table 42. Thermal characteristics

Symbol	Parameter	Value	Unit
Θ_{JA}	Thermal Resistance Junction-Ambient LQFP 144 - 20 x 20 mm / 0.5 mm pitch	42	°C/W
Θ_{JA}	Thermal Resistance Junction-Ambient LQFP 64 - 10 x 10 mm / 0.5 mm pitch	45	°C/W
Θ_{JA}	Thermal Resistance Junction-Ambient LFBGA 64 - 8 x 8 x 1.7mm	58	°C/W
Θ _{JA}	Thermal Resistance Junction-Ambient LFBGA 144 - 10 x 10 x 1.7mm	50	°C/W



Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

ST PRODUCTS ARE NOT AUTHORIZED FOR USE IN WEAPONS. NOR ARE ST PRODUCTS DESIGNED OR AUTHORIZED FOR USE IN: (A) SAFETY CRITICAL APPLICATIONS SUCH AS LIFE SUPPORTING, ACTIVE IMPLANTED DEVICES OR SYSTEMS WITH PRODUCT FUNCTIONAL SAFETY REQUIREMENTS; (B) AERONAUTIC APPLICATIONS; (C) AUTOMOTIVE APPLICATIONS OR ENVIRONMENTS, AND/OR (D) AEROSPACE APPLICATIONS OR ENVIRONMENTS. WHERE ST PRODUCTS ARE NOT DESIGNED FOR SUCH USE, THE PURCHASER SHALL USE PRODUCTS AT PURCHASER'S SOLE RISK, EVEN IF ST HAS BEEN INFORMED IN WRITING OF SUCH USAGE, UNLESS A PRODUCT IS EXPRESSLY DESIGNATED BY ST AS BEING INTENDED FOR "AUTOMOTIVE, AUTOMOTIVE SAFETY OR MEDICAL" INDUSTRY DOMAINS ACCORDING TO ST PRODUCT DESIGN SPECIFICATIONS. PRODUCTS FORMALLY ESCC, QML OR JAN QUALIFIED ARE DEEMED SUITABLE FOR USE IN AEROSPACE BY THE CORRESPONDING GOVERNMENTAL AGENCY.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries. Information in this document supersedes and replaces all information previously supplied. The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2013 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

Doc ID 10350 Rev 13

