

Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

Product Status	Active
Core Processor	S08
Core Size	8-Bit
Speed	20MHz
Connectivity	LINbus, SCI, UART/USART
Peripherals	LVD, POR, PWM
Number of I/O	57
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 16x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-QFP
Supplier Device Package	64-QFP (14x14)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/nxp-semiconductors/mc9s08pl32cqh">https://www.e-xfl.com/product-detail/nxp-semiconductors/mc9s08pl32cqh</a>

# Table of Contents

1 Ordering information.....	3	5.2 Switching specifications.....	13
2 Part identification.....	3	5.2.1 Control timing.....	13
2.1 Description.....	3	5.2.2 Debug trace timing specifications.....	14
2.2 Format.....	3	5.2.3 FTM module timing.....	15
2.3 Fields.....	4	5.3 Thermal specifications.....	16
2.4 Example.....	4	5.3.1 Thermal characteristics.....	16
3 Parameter Classification.....	4	6 Peripheral operating requirements and behaviors.....	16
4 Ratings.....	5	6.1 External oscillator (XOSC) and ICS characteristics.....	17
4.1 Thermal handling ratings.....	5	6.2 NVM specifications.....	18
4.2 Moisture handling ratings.....	5	6.3 Analog.....	20
4.3 ESD handling ratings.....	5	6.3.1 ADC characteristics.....	20
4.4 Voltage and current operating ratings.....	6	7 Dimensions.....	22
5 General.....	7	7.1 Obtaining package dimensions.....	22
5.1 Nonswitching electrical specifications.....	7	8 Pinout.....	23
5.1.1 DC characteristics.....	7	8.1 Signal multiplexing and pin assignments.....	23
5.1.2 Supply current characteristics.....	11	8.2 Device pin assignment.....	25
5.1.3 EMC performance.....	12	9 Revision history.....	28

## 2.3 Fields

This table lists the possible values for each field in the part number (not all combinations are valid):

Field	Description	Values
MC	Qualification status	<ul style="list-style-type: none"> <li>• MC = fully qualified, general market flow</li> </ul>
9	Memory	<ul style="list-style-type: none"> <li>• 9 = flash based</li> </ul>
S08	Core	<ul style="list-style-type: none"> <li>• S08 = 8-bit CPU</li> </ul>
PL	Device family	<ul style="list-style-type: none"> <li>• PL</li> </ul>
AA	Approximate flash size in KB	<ul style="list-style-type: none"> <li>• 60 = 60 KB</li> <li>• 32 = 32 KB</li> </ul>
B	Operating temperature range (°C)	<ul style="list-style-type: none"> <li>• C = -40 to 85</li> </ul>
CC	Package designator	<ul style="list-style-type: none"> <li>• QH = 64-pin QFP</li> <li>• LD = 44-pin LQFP</li> <li>• LC = 32-pin LQFP</li> </ul>

## 2.4 Example

This is an example part number:

MC9S08PL60CQH

## 3 Parameter Classification

The electrical parameters shown in this supplement are guaranteed by various methods. To give the customer a better understanding, the following classification is used and the parameters are tagged accordingly in the tables where appropriate:

**Table 2. Parameter Classifications**

P	Those parameters are guaranteed during production testing on each individual device.
C	Those parameters are achieved by the design characterization by measuring a statistically relevant sample size across process variations.
T	Those parameters are achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted. All values shown in the typical column are within this category.
D	Those parameters are derived mainly from simulations.

**NOTE**

The classification is shown in the column labeled “C” in the parameter tables where appropriate.

## 4 Ratings

### 4.1 Thermal handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
$T_{STG}$	Storage temperature	-55	150	°C	<a href="#">1</a>
$T_{SDR}$	Solder temperature, lead-free	—	260	°C	<a href="#">2</a>

1. Determined according to JEDEC Standard JESD22-A103, *High Temperature Storage Life*.
2. Determined according to IPC/JEDEC Standard J-STD-020, *Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices*.

### 4.2 Moisture handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
MSL	Moisture sensitivity level	—	3	—	<a href="#">1</a>

1. Determined according to IPC/JEDEC Standard J-STD-020, *Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices*.

### 4.3 ESD handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
$V_{HBM}$	Electrostatic discharge voltage, human body model	-6000	+6000	V	<a href="#">1</a>
$V_{CDM}$	Electrostatic discharge voltage, charged-device model	-500	+500	V	<a href="#">2</a>
$I_{LAT}$	Latch-up current at ambient temperature of 85°C	-100	+100	mA	

1. Determined according to JEDEC Standard JESD22-A114, *Electrostatic Discharge (ESD) Sensitivity Testing Human Body Model (HBM)*.
2. Determined according to JEDEC Standard JESD22-C101, *Field-Induced Charged-Device Model Test Method for Electrostatic-Discharge-Withstand Thresholds of Microelectronic Components*.

## 5 General

### 5.1 Nonswitching electrical specifications

#### 5.1.1 DC characteristics

This section includes information about power supply requirements and I/O pin characteristics.

**Table 3. DC characteristics**

Symbol	C	Descriptions		Min	Typical <sup>1</sup>	Max	Unit
—	—	Operating voltage		—	2.7	—	5.5
$V_{OH}$	C	Output high voltage	All I/O pins, standard-drive strength	5 V, $I_{load} = -5 \text{ mA}$	$V_{DD} - 0.8$	—	—
	C			3 V, $I_{load} = -2.5 \text{ mA}$	$V_{DD} - 0.8$	—	—
$I_{OHT}$	D	Output high current	Max total $I_{OH}$ for all ports	5 V	—	—	-100
				3 V	—	—	-50
$V_{OL}$	C	Output low voltage	All I/O pins, standard-drive strength	5 V, $I_{load} = 5 \text{ mA}$	—	—	0.8
	C			3 V, $I_{load} = 2.5 \text{ mA}$	—	—	0.8
$I_{OLT}$	D	Output low current	Max total $I_{OL}$ for all ports	5 V	—	—	100
				3 V	—	—	50
$V_{IH}$	P	Input high voltage	All digital inputs	$V_{DD} > 4.5\text{V}$	$0.70 \times V_{DD}$	—	—
	C			$V_{DD} > 2.7\text{V}$	$0.75 \times V_{DD}$	—	—
$V_{IL}$	P	Input low voltage	All digital inputs	$V_{DD} > 4.5\text{V}$	—	—	$0.30 \times V_{DD}$
	C			$V_{DD} > 2.7\text{V}$	—	—	$0.35 \times V_{DD}$
$V_{hys}$	C	Input hysteresis	All digital inputs	—	$0.06 \times V_{DD}$	—	—
$ I_{In} $	P	Input leakage current	All input only pins (per pin)	$V_{IN} = V_{DD}$ or $V_{SS}$	—	0.1	1
$ I_{OZL} $	P	Hi-Z (off-state) leakage current	All input/output (per pin)	$V_{IN} = V_{DD}$ or $V_{SS}$	—	0.1	1
$ I_{OZTOTL} $	C	Total leakage combined for all inputs and Hi-Z pins	All input only and I/O	$V_{IN} = V_{DD}$ or $V_{SS}$	—	—	2

Table continues on the next page...

## Nonswitching electrical specifications

**Table 3. DC characteristics (continued)**

Symbol	C	Descriptions			Min	Typical <sup>1</sup>	Max	Unit
R <sub>PU</sub>	P	Pullup resistors	All digital inputs, when enabled (all I/O pins other than PTA2 and PTA3)	—	30.0	—	50.0	kΩ
R <sub>PU</sub> <sup>2</sup>	P	Pullup resistors	PTA2 and PTA3 pin	—	30.0	—	60.0	kΩ
I <sub>IC</sub>	D	DC injection current <sup>3, 4, 5</sup>	Single pin limit	V <sub>IN</sub> < V <sub>SS</sub> , V <sub>IN</sub> > V <sub>DD</sub>	-0.2	—	2	mA
			Total MCU limit, includes sum of all stressed pins		-5	—	25	
C <sub>In</sub>	C	Input capacitance, all pins		—	—	—	7	pF
V <sub>RAM</sub>	C	RAM retention voltage		—	2.0	—	—	V

1. Typical values are measured at 25 °C. Characterized, not tested.
2. The specified resistor value is the actual value internal to the device. The pullup value may appear higher when measured externally on the pin.
3. All functional non-supply pins, except for PTA2 and PTA3, are internally clamped to V<sub>SS</sub> and V<sub>DD</sub>.
4. Input must be current-limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive and negative clamp voltages, then use the large one.
5. Power supply must maintain regulation within operating V<sub>DD</sub> range during instantaneous and operating maximum current conditions. If the positive injection current (V<sub>IN</sub> > V<sub>DD</sub>) is higher than I<sub>DD</sub>, the injection current may flow out of V<sub>DD</sub> and could result in external power supply going out of regulation. Ensure that external V<sub>DD</sub> load will shunt current higher than maximum injection current when the MCU is not consuming power, such as no system clock is present, or clock rate is very low (which would reduce overall power consumption).

**Table 4. LVD and POR Specification**


Symbol	C	Description		Min	Typ	Max	Unit
V <sub>POR</sub>	D	POR re-arm voltage <sup>1, 2</sup>		1.5	1.75	2.0	V
V <sub>LVDH</sub>	C	Falling low-voltage detect threshold - high range (LVDV = 1) <sup>3</sup>		4.2	4.3	4.4	V
V <sub>LVW1H</sub>	C	Falling low-voltage warning threshold - high range	Level 1 falling (LVWV = 00)	4.3	4.4	4.5	V
V <sub>LVW2H</sub>	C		Level 2 falling (LVWV = 01)	4.5	4.5	4.6	V
V <sub>LVW3H</sub>	C		Level 3 falling (LVWV = 10)	4.6	4.6	4.7	V
V <sub>LVW4H</sub>	C		Level 4 falling (LVWV = 11)	4.7	4.7	4.8	V
V <sub>HYSH</sub>	C	High range low-voltage detect/warning hysteresis		—	100	—	mV
V <sub>LVDL</sub>	C	Falling low-voltage detect threshold - low range (LVDV = 0)		2.56	2.61	2.66	V

Table continues on the next page...


**Table 4. LVD and POR Specification (continued)**

Symbol	C	Description		Min	Typ	Max	Unit
$V_{LVDW1L}$	C	Falling low-voltage warning threshold - low range	Level 1 falling ( $LVWV = 00$ )	2.62	2.7	2.78	V
$V_{LVDW2L}$	C		Level 2 falling ( $LVWV = 01$ )	2.72	2.8	2.88	V
$V_{LVDW3L}$	C		Level 3 falling ( $LVWV = 10$ )	2.82	2.9	2.98	V
$V_{LVDW4L}$	C		Level 4 falling ( $LVWV = 11$ )	2.92	3.0	3.08	V
$V_{HYSVL}$	C	Low range low-voltage detect hysteresis		—	40	—	mV
$V_{HYSWL}$	C	Low range low-voltage warning hysteresis		—	80	—	mV
$V_{BG}$	P	Buffered bandgap output <sup>4</sup>		1.14	1.16	1.18	V


1. Maximum is highest voltage that POR is guaranteed.
2. POR ramp time must be longer than 20us/V to get a stable startup.
3. Rising thresholds are falling threshold + hysteresis.
4. Voltage factory trimmed at  $V_{DD} = 5.0$  V, Temp = 25 °C

**Figure 1. Typical  $I_{OH}$  Vs.  $V_{DD}-V_{OH}$  (standard drive strength) ( $V_{DD} = 5$  V)**


## Nonswitching electrical specifications



**Figure 2. Typical  $I_{OH}$  Vs.  $V_{DD}-V_{OH}$  (standard drive strength) ( $V_{DD} = 3$  V)**



**Figure 3. Typical  $I_{OL}$  Vs.  $V_{OL}$  (standard drive strength) ( $V_{DD} = 5$  V)**

**Figure 4. Typical  $I_{OL}$  Vs.  $V_{OL}$  (standard drive strength) ( $V_{DD} = 3$  V)**

### 5.1.2 Supply current characteristics

This section includes information about power supply current in various operating modes.

**Table 5. Supply current characteristics**

Num	C	Parameter	Symbol	Bus Freq	$V_{DD}$ (V)	Typical <sup>1</sup>	Max	Unit	Temp
1	C	Run supply current FEI mode, all modules on; run from flash	RI <sub>DD</sub>	20 MHz	5	12.6	—	mA	-40 to 85 °C
	C			10 MHz		7.2	—		
	C			1 MHz		2.4	—		
	C			20 MHz	3	9.6	—		
	C			10 MHz		6.1	—		
	C			1 MHz		2.1	—		
	C			20 MHz	5	10.5	—		
2	C	Run supply current FEI mode, all modules off & gated; run from flash	RI <sub>DD</sub>	10 MHz		6.2	—	mA	-40 to 85 °C
	C			1 MHz		2.3	—		
	C			20 MHz	3	7.4	—		
	C			10 MHz		5.0	—		
	C			1 MHz		2.0	—		
3	P	Run supply current FBE mode, all modules on; run from RAM	RI <sub>DD</sub>	20 MHz	5	12.1	14.8	mA	-40 to 85 °C
	C			10 MHz		6.5	—		
	P			1 MHz		1.8	—		
	C			20 MHz	3	9.1	11.8		
	C			10 MHz		5.5	—		

Table continues on the next page...

**Table 5. Supply current characteristics (continued)**

Num	C	Parameter	Symbol	Bus Freq	V <sub>DD</sub> (V)	Typical <sup>1</sup>	Max	Unit	Temp
				1 MHz		1.5	—		
4	P	Run supply current FBE mode, all modules off & gated; run from RAM	R <sub>I<sub>DD</sub></sub>	20 MHz	5	9.8	12.3	mA	-40 to 85 °C
	C			10 MHz		5.4	—		
	P			1 MHz		1.6	—		
	C			20 MHz	3	6.9	9.2		
	C			10 MHz		4.4	—		
	C			1 MHz		1.4	—		
	C			20 MHz	5	7.8	—		
5	C	Wait mode current FEI mode, all modules on	W <sub>I<sub>DD</sub></sub>	10 MHz		4.5	—	mA	-40 to 85 °C
	C			1 MHz		1.3	—		
	C			20 MHz	3	5.1	—		
	C			10 MHz		3.5	—		
	C			1 MHz		1.2	—		
	C	Stop3 mode supply current no clocks active (except 1 kHz LPO clock) <sup>2</sup>	S3I <sub>DD</sub>	—	5	3.8	—	μA	-40 to 85 °C
	C			—	3	3	—		-40 to 85 °C
7	C	ADC adder to stop3 ADLPC = 1 ADLSMP = 1 ADCO = 1 MODE = 10B ADICLK = 11B	—	—	5	44	—	μA	-40 to 85 °C
	C				3	40	—		
8	C	LVD adder to stop3 <sup>3</sup>	—	—	5	130	—	μA	-40 to 85 °C
	C				3	125	—		

1. Data in Typical column was characterized at 5.0 V, 25 °C or is typical recommended value.
2. RTC adder cause <1 μA I<sub>DD</sub> increase typically, RTC clock source is 1 kHz LPO clock.
3. LVD is periodically woken up from stop3 by 5% duty cycle. The period is equal to or less than 2 ms.

### 5.1.3 EMC performance

Electromagnetic compatibility (EMC) performance is highly dependent on the environment in which the MCU resides. Board design and layout, circuit topology choices, location and characteristics of external components as well as MCU software operation all play a significant role in EMC performance. The system designer should consult NXP applications notes such as [AN2321](#), [AN1050](#), [AN1263](#), [AN2764](#), and [AN1259](#) for advice and guidance specifically targeted at optimizing EMC performance.

## 6.1 External oscillator (XOSC) and ICS characteristics

Table 10. XOSC and ICS specifications (temperature range = -40 to 85 °C ambient)


Num	C	Characteristic		Symbol	Min	Typical <sup>1</sup>	Max	Unit
1	C	Oscillator crystal or resonator	Low range (RANGE = 0)	$f_{lo}$	31.25	32.768	39.0625	kHz
	C		High range (RANGE = 1) FEE or FBE mode <sup>2</sup>	$f_{hi}$	4	—	20	MHz
	C		High range (RANGE = 1), high gain (HGO = 1), FBELP mode	$f_{hi}$	4	—	20	MHz
	C		High range (RANGE = 1), low power (HGO = 0), FBELP mode	$f_{hi}$	4	—	20	MHz
2	D	Load capacitors		C1, C2	See Note <sup>3</sup>			
3	D	Feedback resistor	Low Frequency, Low-Power Mode <sup>4</sup>	$R_F$	—	—	—	MΩ
			Low Frequency, High-Gain Mode		—	10	—	MΩ
			High Frequency, Low-Power Mode		—	1	—	MΩ
			High Frequency, High-Gain Mode		—	1	—	MΩ
4	D	Series resistor - Low Frequency	Low-Power Mode <sup>4</sup>	$R_S$	—	—	—	kΩ
			High-Gain Mode		—	200	—	kΩ
5	D	Series resistor - High Frequency	Low-Power Mode <sup>4</sup>	$R_S$	—	—	—	kΩ
	D	Series resistor - High Frequency, High-Gain Mode	4 MHz		—	0	—	kΩ
	D		8 MHz		—	0	—	kΩ
	D		16 MHz		—	0	—	kΩ
6	C	Crystal start-up time Low range = 32.768 kHz crystal; High range = 20 MHz crystal <sup>5, 6</sup>	Low range, low power	$t_{CSTL}$	—	1000	—	ms
	C		Low range, high power		—	800	—	ms
	C	Crystal start-up time Low range = 32.768 kHz crystal; High range = 20 MHz crystal <sup>5, 6</sup>	High range, low power	$t_{CSTH}$	—	3	—	ms
	C		High range, high power		—	1.5	—	ms
7	T	Internal reference start-up time		$t_{IRST}$	—	20	50	μs
8	D	Square wave input clock frequency	FEE or FBE mode <sup>2</sup>	$f_{extal}$	0.03125	—	5	MHz
	D		FBELP mode		0	—	20	MHz
9	P	Average internal reference frequency - trimmed		$f_{int\_t}$	—	—	—	kHz
10	P	DCO output frequency range - trimmed		$f_{dco\_t}$	16	—	20	MHz
11	P	Total deviation of DCO output from trimmed frequency <sup>5</sup>	Over full voltage and temperature range	$\Delta f_{dco\_t}$	—	—	±2.0	% $f_{dco}$

Table continues on the next page...

**Table 10. XOSC and ICS specifications (temperature range = -40 to 85 °C ambient)  
(continued)**

Num	C	Characteristic	Symbol	Min	Typical <sup>1</sup>	Max	Unit
	C	Over fixed voltage and temperature range of 0 to 70 °C				±1.0	
12	C	FLL acquisition time <sup>5, 7</sup>	t <sub>Acquire</sub>	—	—	2	ms
13	C	Long term jitter of DCO output clock (averaged over 2 ms interval) <sup>8</sup>	C <sub>Jitter</sub>	—	0.02	0.2	%f <sub>dco</sub>

1. Data in Typical column was characterized at 5.0 V, 25 °C or is typical recommended value.
2. When ICS is configured for FEE or FBE mode, input clock source must be divisible using RDIV to within the range of 31.25 kHz to 39.0625 kHz.
3. See crystal or resonator manufacturer's recommendation.
4. Load capacitors (C<sub>1</sub>, C<sub>2</sub>), feedback resistor (R<sub>F</sub>) and series resistor (R<sub>S</sub>) are incorporated internally when RANGE = HGO = 0.
5. This parameter is characterized and not tested on each device.
6. Proper PC board layout procedures must be followed to achieve specifications.
7. This specification applies to any time the FLL reference source or reference divider is changed, trim value changed, or changing from FLL disabled (FBELP, FBILP) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.
8. Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum f<sub>Bus</sub>. Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the FLL circuitry via V<sub>DD</sub> and V<sub>SS</sub> and variation in crystal oscillator frequency increase the C<sub>Jitter</sub> percentage for a given interval.

**Figure 11. Typical crystal or resonator circuit**




Figure 12. ADC input impedance equivalency diagram

Table 13. 10-bit ADC Characteristics ( $V_{REFH} = V_{DDA}$ ,  $V_{REFL} = V_{SSA}$ )

Characteristic	Conditions	C	Symb	Min	Typ <sup>1</sup>	Max	Unit
Supply current ADLPC = 1 ADLSMP = 1 ADCO = 1		T	I <sub>DDA</sub>	—	133	—	µA
Supply current ADLPC = 1 ADLSMP = 0 ADCO = 1		T	I <sub>DDA</sub>	—	218	—	µA
Supply current ADLPC = 0 ADLSMP = 1 ADCO = 1		T	I <sub>DDA</sub>	—	327	—	µA
Supply current ADLPC = 0 ADLSMP = 0 ADCO = 1		T	I <sub>DDAD</sub>	—	582	990	µA
Supply current	Stop, reset, module off	T	I <sub>DDA</sub>	—	0.011	1	µA
ADC asynchronous clock source	High speed (ADLPC = 0)	P	f <sub>ADACK</sub>	2	3.3	5	MHz

Table continues on the next page...

## Dimensions

**Table 13. 10-bit ADC Characteristics ( $V_{REFH} = V_{DDA}$ ,  $V_{REFL} = V_{SSA}$ ) (continued)**

Characteristic	Conditions	C	Symb	Min	Typ <sup>1</sup>	Max	Unit
	Low power (ADLPC = 1)			1.25	2	3.3	
Conversion time (including sample time)	Short sample (ADLSMP = 0)	T	$t_{ADC}$	—	20	—	ADCK cycles
	Long sample (ADLSMP = 1)			—	40	—	
Sample time	Short sample (ADLSMP = 0)	T	$t_{ADS}$	—	3.5	—	ADCK cycles
	Long sample (ADLSMP = 1)			—	23.5	—	
Total unadjusted Error <sup>2</sup>	10-bit mode	P	$E_{TUE}$	—	$\pm 1.5$	$\pm 2.0$	LSB <sup>3</sup>
	8-bit mode	P		—	$\pm 0.7$	$\pm 1.0$	
Differential Non-Linearity	10-bit mode <sup>4</sup>	P	DNL	—	$\pm 0.25$	$\pm 0.5$	LSB <sup>3</sup>
	8-bit mode <sup>4</sup>	P		—	$\pm 0.15$	$\pm 0.25$	
Integral Non-Linearity	10-bit mode	T	INL	—	$\pm 0.3$	$\pm 0.5$	LSB <sup>3</sup>
	8-bit mode	T		—	$\pm 0.15$	$\pm 0.25$	
Zero-scale error <sup>5</sup>	10-bit mode	P	$E_{ZS}$	—	$\pm 0.25$	$\pm 1.0$	LSB <sup>3</sup>
	8-bit mode	P		—	$\pm 0.65$	$\pm 1.0$	
Full-scale error <sup>6</sup>	10-bit mode	T	$E_{FS}$	—	$\pm 0.5$	$\pm 1.0$	LSB <sup>3</sup>
	8-bit mode	T		—	$\pm 0.5$	$\pm 1.0$	
Quantization error	$\leq 10$ bit modes	D	$E_Q$	—	—	$\pm 0.5$	LSB <sup>3</sup>
Input leakage error <sup>7</sup>	all modes	D	$E_{IL}$	$I_{In} * R_{AS}$			mV
Temp sensor slope	-40°C– 25°C	D	m	—	3.266	—	mV/°C
	25°C– 85°C			—	3.638	—	
Temp sensor voltage	25°C	D	$V_{TEMP25}$	—	1.396	—	V

1. Typical values assume  $V_{DDA} = 5.0$  V, Temp = 25°C,  $f_{ADCK}=1.0$  MHz unless otherwise stated. Typical values are for reference only and are not tested in production.
2. Includes quantization.
3. 1 LSB =  $(V_{REFH} - V_{REFL})/2^N$
4. Monotonicity and no-missing-codes guaranteed in 10-bit and 8-bit modes
5.  $V_{ADIN} = V_{SSA}$
6.  $V_{ADIN} = V_{DDA}$
7.  $I_{In}$  = leakage current (refer to DC characteristics)

## 7 Dimensions

### 7.1 Obtaining package dimensions

Package dimensions are provided in package drawings.

To find a package drawing, go to [nxp.com](http://nxp.com) and perform a keyword search for the drawing's document number:

If you want the drawing for this package	Then use this document number
32-pin LQFP	98ASH70029A
44-pin LQFP	98ASS23225W
64-pin QFP	98ASB42844B

## 8 Pinout

### 8.1 Signal multiplexing and pin assignments

The following table shows the signals available on each pin and the locations of these pins on the devices supported by this document. The Port Control Module is responsible for selecting which ALT functionality is available on each pin.

**Table 14. Pin availability by package pin-count**

Pin Number			Lowest Priority <--> Highest				
64-QFP	44-LQFP	32-LQFP	Port Pin	Alt 1	Alt 2	Alt 3	Alt 4
1	1	1	PTD1	KBI1P1	FTM2CH3	—	—
2	2	2	PTD0	KBI1P0	FTM2CH2	—	—
3	—	—	PTH7	—	—	—	—
4	3	—	PTH6	—	—	—	—
5	4	3	PTE7	—	TCLK2	—	—
6	5	—	PTH2	—	BUSOUT	—	—
7	6	4	—	—	—	—	V <sub>DD</sub>
8	—	—	—	—	—	V <sub>DDA</sub>	V <sub>REFH</sub>
9	—	—	—	—	—	V <sub>SSA</sub>	V <sub>REFL</sub>
10	7	5	—	—	—	—	V <sub>SS</sub>
11	8	6	PTB7	—	—	—	EXTAL
12	9	7	PTB6	—	—	—	XTAL
13	—	—	—	—	—	—	V <sub>SS</sub>
14	10	—	PTH1	—	FTM2CH1	—	—
15	11	—	PTH0	—	FTM2CH0	—	—
16	—	—	PTE6	—	—	—	—
17	—	—	PTE5	—	—	—	—
18	12	8	PTB5	FTM2CH5	—	—	—
19	13	9	PTB4	FTM2CH4	—	—	—

*Table continues on the next page...*

## Pinout

**Table 14. Pin availability by package pin-count (continued)**

Pin Number			Lowest Priority <--> Highest				
64-QFP	44-LQFP	32-LQFP	Port Pin	Alt 1	Alt 2	Alt 3	Alt 4
20	14	10	PTC3	FTM2CH3	—	ADP11	—
21	15	11	PTC2	FTM2CH2	—	ADP10	—
22	16	12	PTD7	KBI1P7	TXD2	—	—
23	17	13	PTD6	KBI1P6	RXD2	—	—
24	18	—	PTD5	KBI1P5	—	—	—
25	19	14	PTC1	—	FTM2CH1	ADP9	—
26	20	15	PTC0	—	FTM2CH0	ADP8	—
27	—	—	PTF7	—	—	ADP15	—
28	—	—	PTF6	—	—	ADP14	—
29	—	—	PTF5	—	—	ADP13	—
30	—	—	PTF4	—	—	ADP12	—
31	21	16	PTB3	KBI0P7	—	ADP7	—
32	22	17	PTB2	KBI0P6	—	ADP6	—
33	23	18	PTB1	KBI0P5	TXD0	ADP5	—
34	24	19	PTB0	KBI0P4	RXD0	ADP4	—
35	—	—	PTF3	—	—	—	—
36	—	—	PTF2	—	—	—	—
37	25	20	PTA7	—	—	ADP3	—
38	26	21	PTA6	—	—	ADP2	—
39	27	—	PTE4	—	—	—	—
40	—	—	—	—	—	—	V <sub>SS</sub>
41	—	—	—	—	—	—	V <sub>DD</sub>
42	—	—	PTF1	—	—	—	—
43	28	—	PTF0	—	—	—	—
44	29	—	PTD4	KBI1P4	—	—	—
45	30	—	PTD3	KBI1P3	—	—	—
46	31	22	PTD2	KBI1P2	—	—	—
47	32	23	PTA3 <sup>1</sup>	KBI0P3	TXD0	—	—
48	33	24	PTA2 <sup>1</sup>	KBI0P2	RXD0	—	—
49	34	25	PTA1	KBI0P1	FTM0CH1	—	ADP1
50	35	26	PTA0	KBI0P0	FTM0CH0	—	ADP0
51	36	27	PTC7	—	TxD1	—	—
52	37	28	PTC6	—	RxD1	—	—
53	—	—	PTE3	—	—	—	—
54	38	—	PTE2	—	—	—	—
55	—	—	PTG3	—	—	—	—
56	—	—	PTG2	—	—	—	—
57	—	—	PTG1	—	—	—	—

Table continues on the next page...

**Table 14. Pin availability by package pin-count (continued)**

Pin Number			Lowest Priority <--> Highest				
64-QFP	44-LQFP	32-LQFP	Port Pin	Alt 1	Alt 2	Alt 3	Alt 4
58	—	—	PTG0	—	—	—	—
59	39	—	PTE1	—	—	—	—
60	40	—	PTE0	—	—	TCLK1	—
61	41	29	PTC5	—	FTM1CH1	—	—
62	42	30	PTC4	—	FTM1CH0	RTCO	—
63	43	31	PTA5	IRQ	TCLK0	—	RESET
64	44	32	PTA4	—	—	BKGD	MS


1. This is a true open-drain pin when operated as output.

### Note

When an alternative function is first enabled, it is possible to get a spurious edge to the module. User software must clear any associated flags before interrupts are enabled. The table above illustrates the priority if multiple modules are enabled. The highest priority module will have control over the pin. Selecting a higher priority pin function with a lower priority function already enabled can cause spurious edges to the lower priority module. Disable all modules that share a pin before enabling another module.

## 8.2 Device pin assignment


## Pinout



Pins in **bold** are not available on less pin-count packages.

<sup>1</sup>True open drain pins

**Figure 13. MC9S08PL60 64-pin QFP package**




**Figure 14. MC9S08PL60 44-pin LQFP package**

Pins in **bold** are not available on less pin-count packages.

1. True open drain pins

**Figure 14. MC9S08PL60 44-pin LQFP package**

## Revision history



**Figure 15. MC9S08PL60 32-pin LQFP package**

## 9 Revision history

The following table provides a revision history for this document.

**Table 15. Revision history**

Rev. No.	Date	Substantial Changes
0	03/2018	Initial Created
1	04/2018	Completed all the TBDs.

**How to Reach Us:**

**Home Page:**

[nxp.com](http://nxp.com)

**Web Support:**

[nxp.com/support](http://nxp.com/support)

Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. NXP reserves the right to make changes without further notice to any products herein.

NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address: [nxp.com/SalesTermsandConditions](http://nxp.com/SalesTermsandConditions).

NXP, the NXP logo, NXP SECURE CONNECTIONS FOR A SMARTER WORLD, Freescale, the Freescale logo, and Kinetis are trademarks of NXP B.V. All other product or service names are the property of their respective owners. All rights reserved.

© 2018 NXP B.V.

Document Number MC9S08PL60  
Revision 1, 04/2018

