



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Not For New Designs
Core Processor	STM8
Core Size	8-Bit
Speed	16MHz
Connectivity	I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number of I/O	41
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	1K x 8
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	1.65V ~ 3.6V
Data Converters	A/D 25x12b; D/A 1x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	48-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm8al3148tay

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table 45.	NRST pin characteristics	87
Table 46.	SPI1 characteristics	89
Table 47.	I ² C characteristics.	91
Table 48.	LCD characteristics.	93
Table 49.	Reference voltage characteristics.	94
Table 50.	TS characteristics	94
Table 51.	Comparator 1 characteristics	95
Table 52.	Comparator 2 characteristics	96
Table 53.	DAC characteristics	96
Table 54.	DAC accuracy	98
Table 55.	DAC output on PB4-PB5-PB6	98
Table 56.	ADC1 characteristics	99
Table 57.	ADC1 accuracy with VDDA = 2.5 V to 3.3 V.	101
Table 58.	ADC1 accuracy with VDDA = 2.4 V to 3.6 V.	101
Table 59.	ADC1 accuracy with VDDA = VREF+ = 1.8 V to 2.4 V	102
Table 60.	R_{AIN} max for f_{ADC} = 16 MHz	103
Table 61.	EMS data	105
Table 62.	EMI data	106
Table 63.	ESD absolute maximum ratings	106
Table 64.	Electrical sensitivities	107
Table 65.	LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package mechanical data	109
Table 66.	LQFP32 - 32-pin, 7 x 7 mm low-profile quad flat package mechanical data	112
Table 67.	VFQFPN32 - 32-pin, 5x5 mm, 0.5 mm pitch very thin profile fine pitch quad	
	flat package mechanical data	115
Table 68.	Thermal characteristics.	118
Table 69.	Document revision history	120



2.1 Device overview

Table 2. Medium-density STM8AL313x/4x/6x and STM8AL3L4x/6x low-power device features and peripheral counts

Features		STM8AL3xx6			STM8AL3xx8		
Flash (Kbyte)		8	16	32	8	16	32
Data EEPROM (Kbyte)					1		
RAM-Kbyte			2			2	
LCD			4x17 ⁽¹⁾			4x28 ⁽¹⁾	
	Basic	1 (8-bit)		1 (8-bit)			
Timers	General purpose		2 (16-bit)		2 (16-bit)		
	Advanced control		1 (16-bit)		1 (16-bit)		
	SPI	1			1		
Communication interfaces	I2C		1		1		
USART		1			1		
GPIOs		30 ⁽²⁾⁽³⁾ or 29 ⁽¹⁾⁽³⁾			41 ⁽³⁾		
12-bit synchronized ADC (number of channels)		1 (22 ⁽²⁾ or 21 ⁽¹⁾)		1 (25)			
12-Bit DAC (number of channels)		1 1 (1) 1 (1)				1 (1)	
Comparators COMP1/COMP2		2 2			2		
Others		RTC, window watchdog, independent watchdog, 16-MHz and 38-kHz internal RC, 1- to 16-MHz and 32-kHz external oscillat					nal oscillator
CPU frequency		16 MHz					
Operating voltage			1.8 V to 3	8.6 V (down to	1.65 V at po	wer down)	
Operating temperature				40 to +85 °C/	-40 to +125 °	°C	
Packages		LQFP32 (7 x7 mm) VFQFPN32 (5 x 5 mm)		LQFP48 (7x7) VFQFPN32 (5 x 5 mm)			

1. STM8AL3Lxx versions only

2. STM8AL31xx versions only

3. The number of GPIOs given in this table includes the NRST/PA1 pin but the application can use the NRST/PA1 pin as general purpose output only (PA1).



3.3 Reset and supply management

3.3.1 Power supply scheme

The STM8AL313x/4x/6x and STM8AL3L4x/6x require a 1.65 V to 3.6 V operating supply voltage (V_{DD}). The external power supply pins must be connected as follows:

- V_{SS1}; V_{DD1} = 1.8 to 3.6 V, down to 1.65 V at power down: external power supply for I/Os and for the internal regulator. Provided externally through V_{DD1} pins, the corresponding ground pin is V_{SS1}.
- V_{SSA}; V_{DDA} = 1.8 V to 3.6 V, down to 1.65 V at power down: external power supplies for analog peripherals (minimum voltage to be applied to V_{DDA} is 1.8 V when the ADC1 is used). V_{DDA} and V_{SSA} must be connected to V_{DD1} and V_{SS1}, respectively.
- V_{SS2}; V_{DD2} = 1.8 V to 3.6 V, down to 1.65 V at power down: external power supplies for I/Os. V_{DD2} and V_{SS2} must be connected to V_{DD1} and V_{SS1}, respectively.
- V_{REF+}; V_{REF-} (for ADC1): external reference voltage for ADC1. Must be provided externally through V_{REF+} and V_{REF-} pin.
- V_{REF+} (for DAC): external voltage reference for DAC must be provided externally through V_{REF+}.

3.3.2 Power supply supervisor

The STM8AL313x/4x/6x and STM8AL3L4x/6x have an integrated ZEROPOWER power-on reset (POR)/power-down reset (PDR), coupled with a brownout reset (BOR) circuitry. At power-on, BOR is always active, and ensures proper operation starting from 1.8 V. After the 1.8 V BOR threshold is reached, the option byte loading process starts, either to confirm or modify default thresholds, or to disable BOR permanently (in which case, the V_{DD} min value at power down is 1.65 V).

Five BOR thresholds are available through option bytes, starting from 1.8 V to 3 V. To reduce the power consumption in Halt mode, it is possible to automatically switch off the internal reference voltage (and consequently the BOR) in Halt mode. The device remains under reset when V_{DD} is below a specified threshold, $V_{POR/PDR}$ or V_{BOR} , without the need for any external reset circuit.

The STM8AL313x/4x/6x and STM8AL3L4x/6x feature an embedded programmable voltage detector (PVD) that monitors the V_{DD}/V_{DDA} power supply and compares it to the V_{PVD} threshold. This PVD offers 7 different levels between 1.85 V and 3.05 V, chosen by software, with a step around 200 mV. An interrupt can be generated when V_{DD}/V_{DDA} drops below the V_{PVD} threshold and/or when V_{DD}/V_{DDA} is higher than the V_{PVD} threshold. The interrupt service routine can then generate a warning message and/or put the MCU into a safe state. The PVD is enabled by software.



3.13 Timers

The medium-density STM8AL313x/4x/6x and STM8AL3L4x/6x devices contain one advanced control timer (TIM1), two 16-bit general purpose timers (TIM2 and TIM3) and one 8-bit basic timer (TIM4).

All the timers can be served by DMA1.

Table 3 compares the features of the advanced control, general-purpose and basic timers.

Timer	Counter resolution	Counter type	Prescaler factor	DMA1 request generation	Capture/compare channels	Complementary outputs
TIM1			Any integer from 1 to 65536		3 + 1	3
TIM2	16-bit	up/down	Any power of 2	Vec	2	
TIM3			from 1 to 128	103	2	None
TIM4	8-bit	up	Any power of 2 from 1 to 32768		0	

Table 3. Timer feature comparison

3.13.1 TIM1 - 16-bit advanced control timer

This is a high-end timer designed for a wide range of control applications. With its complementary outputs, dead-time control and center-aligned PWM capability, the field of applications is extended to motor control, lighting and half-bridge driver.

- 16-bit up, down and up/down auto reload counter with 16-bit prescaler
- Three independent capture/compare channels (CAPCOM) configurable as input capture, output compare, PWM generation (edge and center aligned mode) and single pulse mode output.
- One additional capture/compare channel which is not connected to an external I/O
- Synchronization module to control the timer with external signals
- Break input to force timer outputs into a defined state
- Three complementary outputs with adjustable dead time
- Encoder mode
- Interrupt capability on various events (capture, compare, overflow, break, trigger)

3.13.2 16-bit general purpose timers

- 16-bit auto reload (AR) up/down-counter
- 7-bit prescaler adjustable to fixed power of 2 ratios (1...128)
- Two individually configurable capture/compare channels
- PWM mode
- Interrupt capability on various events (capture, compare, overflow, break, trigger)
- Synchronization with other timers or external signals (external clock, reset, trigger and enable)



3.13.3 8-bit basic timer

The 8-bit timer consists of an 8-bit up auto-reload counter driven by a programmable prescaler. It can be used for timebase generation with interrupt generation on timer overflow or for DAC trigger generation.

3.14 Watchdog timers

The watchdog system is based on two independent timers providing maximum security to the applications.

3.14.1 Window watchdog timer

The window watchdog (WWDG) is used to detect the occurrence of a software fault, usually generated by external interferences or by unexpected logical conditions, which cause the application program to abandon its normal sequence.

3.14.2 Independent watchdog timer

The independent watchdog peripheral (IWDG) can be used to resolve processor malfunctions due to hardware or software failures.

It is clocked by the internal LSI RC clock source, and thus stays active even in case of a CPU clock failure.

3.15 Beeper

The beeper function outputs a signal on the BEEP pin for sound generation. The signal is in the range of 1, 2 or 4 kHz.

3.16 Communication interfaces

3.16.1 SPI

The serial peripheral interface (SPI1) provides half/ full duplex synchronous serial communication with external devices.

- Maximum speed: 8 Mbit/s (f_{SYSCLK}/2) both for master and slave
- Full duplex synchronous transfers
- Simplex synchronous transfers on 2 lines with a possible bidirectional data line
- Master or slave operation selectable by hardware or software
- Hardware CRC calculation
- Slave/master selection input pin

Note: SPI1 can be served by the DMA1 Controller.





5 Memory and register map

5.1 Memory mapping

The memory map is shown in *Figure 9*.

Figure 9. Memory map

0x00 0000 RAM (2 Kbytes)") including Stack (513 bytes)") 0x00 07FF 0x00 0800 Reserved 0x00 1000 Reserved 0x00 1000 Data EEPROM (1 Kbyte) 0x00 47FF 0x00 4800 Data EEPROM (1 Kbyte) 0x00 47FF 0x00 4800 Reserved 0x00 4800 Option bytes 0x00 4800 Option bytes 0x00 4900 Reserved 0x00 4900 Reserved 0x00 4901 TS_Factory_CONV_V125(3) 0x00 4911 TS_Factory_CONV_V125(3) 0x00 4925 Unique ID 0x00 4932 Reserved 0x00 5200 SPI1 0x00 5200 SPI1 0x00 5200 SPI1 0x00 5200 GPIO and peripheral registers 0x00 5200 Reserved 0x00 5200					
0x00 0x00 Reserved 0x00 0x00 1000 0x00 13FF 0x00 0x00 13FF 0x00 0x00 1400 Reserved 0x00 0x00 5050 0x00 1400 Reserved 0x00 4800 Option bytes 0x00 4800 Option bytes 0x00 4900 Reserved 0x00 4910 VREFINT_Factory_CONV ⁽²⁾ 0x00 4910 VREFINT_Factory_CONV ⁽²⁾ 0x00 4912 Reserved 0x00 4912 Reserved 0x00 4912 Reserved 0x00 4912 Reserved 0x00 4926 Unique ID 0x00 5200 Reserved 0x00 5200 Reserved 0x00 5200 TIM1 0x00 5200 TIM1 0x00 5200 TIM1 0x00 5200 TIM1 </td <td>0x00 0000</td> <td>RAM (2 Kbytes)⁽¹⁾ including Stack (513 bytes)⁽¹⁾</td> <td></td> <td></td> <td></td>	0x00 0000	RAM (2 Kbytes) ⁽¹⁾ including Stack (513 bytes) ⁽¹⁾			
0x00 0FFF 0x00 13FF 0x00 13FF Data EEPROM (1 Kbyte) 0x00 5070 0x00 5070 Flash 0x00 5070 0x00 13FF 0x00 1400 Reserved 0x00 5070 DMA 1 0x00 4007 Reserved 0x00 5070 DMA 1 0x00 4007 Reserved 0x00 5070 DMA 1 0x00 4007 Option bytes 0x00 5080 ITC-EXTI 0x00 4807 Option bytes 0x00 5080 RST 0x00 4909 Reserved 0x00 5080 WFE 0x00 4909 VREFINT_Factory_CONV ⁽²⁾ 0x00 5000 WDG 0x00 4910 VREFINT_Factory_CONV ⁽²⁾ 0x00 5000 WDG 0x00 4910 VREFINT_Factory_CONV ⁽²⁾ 0x00 5000 WDG 0x00 4926 Unique ID 0x00 5140 RTC 0x00 4931 Reserved 0x00 5200 SPI1 0x00 5000 GPIO and peripheral registers 0x00 5280 TIM1 0x00 57FF Boot ROM (2 Kbytes) 0x00 5340 ADC1 0x00 5400 Reserved 0x00 5400 LCD 0x00 5400 RIM1 0x00 7FFF	0x00 0800	Reserved	/	0x00 5000	GPIO ports
Data EEPROM (1 Kbyte) Data EEPROM (1 Kbyte) DMA1 (1 Kbyte) 0x00 13FF 0x00 1400 Reserved 0x00 509E (x00 5080 DMA1 SYSCFG 0x00 47FF 0x00 4800 Reserved 0x00 5080 WFE 0x00 5080 0x00 4800 Option bytes 0x00 5082 PWR 0x00 5080 0x00 4800 Reserved 0x00 5080 WFE 0x00 5080 0x00 4810 VREFINT Factory CONV ⁽²⁾ 0x00 4811 0x00 5010 WWDG 0x00 5010 0x00 4811 TS_Factory_CONV_V125 ⁽³⁾ 0x00 4825 Reserved 0x00 5010 0x00 4825 Reserved 0x00 5200 SP11 0x00 4825 Reserved 0x00 5200 SP11 0x00 4825 Reserved 0x00 5200 SP11 0x00 5200 GP10 and peripheral registers 0x00 5280 TIM2 0x00 57FF Boot ROM (2 Kbytes) 0x00 5340 ADC1 0x00 57FF CPU/SWIM/Debug/ITC registers 0x00 5440 RI 0x00 5800 Reserved 0x00 5440 RI 0x00 5080 Reserved 0x00 5440 RI 0x00 5800	0x00 0FFF		- /	0x00 5050	Flash
0x00 13FF 0x00 1400 (1 Kbyte) 0x00 000E 0x00 000E SYSCFG 0x00 000E 0x00 4400 0x00 04800 Reserved 0x00 000E 0x00 000E SYSCFG 0x00 000E 0x00 4800 0x00 4900 Option bytes 0x00 000E SYSCFG 0x00 4800 Option bytes 0x00 00E SYSCFG 0x00 4800 Reserved 0x00 5003 WWR 0x00 4901 VREFINT_Factory_CONV ⁽²⁾ 0x00 5013 WWDG 0x00 4926 Unique ID 0x00 5200 SP11 0x00 4932 Reserved 0x00 5200 SP11 0x00 57FF GPIO and peripheral registers 0x00 5220 USART1 0x00 57FF Boot ROM (2 Kbytes) 0x00 5240 TIM4 0x00 5400 Reserved 0x00 5400 LCD 0x00 7FFF CPU/SWIM/Debug/ITC registers 0x00 5400 RI 0x00 7FFF Medium-d	0,00 1000	Data EEPROM		0x00 5070	DMA1
0x00 1400 Reserved 0x00 50A0 ITC-EXTI 0x00 4800 0x00 4800 0x00 50A6 WFE 0x00 4800 0x00 4800 0x00 50B2 Rst 0x00 4800 0x00 4900 0x00 50D3 WWDG 0x00 4910 VREFINT_Factory_CONV ⁽²⁾ 0x00 50E0 WDG 0x00 4911 TS_Factory_CONV_V125 ⁽³⁾ 0x00 50E0 WDG 0x00 4926 Unique ID 0x00 5200 SPI1 0x00 4932 Reserved 0x00 5200 SPI1 0x00 4932 Reserved 0x00 5200 SPI1 0x00 50500 GPIO and peripheral registers 0x00 5200 USART1 0x00 57FF Reserved 0x00 5260 TIM2 0x00 57FF Reserved 0x00 5260 TIM2 0x00 57FF Reserved 0x00 5260 TIM4 0x00 57FF Reserved 0x00 5260 TIM4 0x00 57FF Reserved 0x00 5260 TIM4 0x00 57FF Reserved 0x00 5380 DAC 0x00 57FF <td< td=""><td>0x00 13FF</td><td>(1 Kbyte)</td><td></td><td></td><td>SYSCFG</td></td<>	0x00 13FF	(1 Kbyte)			SYSCFG
Reserved 0x00 47FF 0x00 4800 Option bytes 0x00 50B2 RST 0x00 4900 Reserved 0x00 50B2 PWR 0x00 4900 Reserved 0x00 50C0 CLK 0x00 4910 VREFINT_Factory_CONV/2 0x00 50E0 IWDG 0x00 4912 Reserved 0x00 50F3 BEEP 0x00 4925 Reserved 0x00 5200 SPI1 0x00 4922 Reserved 0x00 5200 SPI1 0x00 4923 Reserved 0x00 5200 SPI1 0x00 5000 0x00 5200 SPI1 0x00 5230 USAR6 0x00 4925 Reserved 0x00 5200 SPI1 0x00 5230 USAR6 0x00 5000 0x00 57F GPIO and peripheral registers 0x00 5280 TIM1 0x00 5280 Reserved 0x00 5280 TIM1 0x00 5280 TIM1 0x00 5280 Reserved 0x00 5280 TIM1 0x00 5340 ADC1 0x00 5000 Reserved 0x00 5440 RI 0x00 5440 RI	0x00 1400		1 /	0x00 50A0	ITC-EXTI
0x00 47FF 0ption bytes 0x00 5080 RST 0x00 4800 0x00 5082 PWR 0x00 4900 Reserved 0x00 5002 CLK 0x00 4900 VREFINT_Factory_CONV ⁽²⁾ 0x00 5003 WWDG 0x00 4910 VREFINT_Factory_CONV_V125 ⁽³⁾ 0x00 5003 WWDG 0x00 4911 TS_Factory_CONV_V125 ⁽³⁾ 0x00 5013 BEEP 0x00 4925 Reserved 0x00 5200 SPI1 0x00 4931 0x00 5000 GPIO and peripheral registers 0x00 5230 USART1 0x00 5000 6PIO and peripheral registers 0x00 5260 TIM2 0x00 5280 0x00 5000 Reserved 0x00 5260 TIM3 0x00 5280 TIM4 0x00 5760 Reserved 0x00 5260 TIM4 0x00 5380 DAC 0x00 6800 Reserved 0x00 5400 LCD 0x00 5400 Ri 0x00 7FF0 CPU/SWIM/Debug/ITC registers 0x00 5400 Ri COMP CMP 0x00 8007 Reset and interrupt vectors Medium-density Flash program memory (up to 32		Reserved		0x00 50A6	WFE
Oxfor Option bytes Oxfor Oxfor PWR 0x00 48FF 0x00 4900 Reserved 0x00 50C3 WWDG 0x00 4900 VREFINT_Factory_CONV(2) 0x00 50C3 WWDG 0x00 4911 TS_Factory_CONV(2) 0x00 50F3 BEEP 0x00 4926 Reserved 0x00 5200 SPI1 0x00 4932 Reserved 0x00 5200 SPI1 0x00 4932 Reserved 0x00 5200 SPI1 0x00 4932 Reserved 0x00 5200 SPI1 0x00 5000 GPIO and peripheral registers 0x00 5280 TIM2 0x00 5500 Reserved 0x00 52E0 TIM4 0x00 6600 Reserved 0x00 5240 TIM4 0x00 67FF Boot ROM (2 Kbytes) 0x00 5340 ADC1 0x00 67FF CPU/SWIM/Debug/ITC registers 0x00 5440 RI 0x00 7FFF CPU/SWIM/Debug/ITC registers 0x00 5440 RI 0x00 8007 Reset and interrupt vectors Medium-density Flash program memory (up to 32 Kbytes) Medium-density RI	0x00 47FF 0x00 4800		- /		RST
0x00 4300 0x00 4909 0x00 4910 0x00 4911 Reserved 0x00 50C0 0x00 50E0 CLK 0x00 4909 0x00 4911 VREFINT_Factory_CONV(2) TS_Factory_CONV_V125(3) 0x00 4925 0x00 50F3 0x00 5200 BEEP 0x00 4926 0x00 4932 Reserved 0x00 5200 SPI1 0x00 4926 Unique ID 0x00 5210 I2C1 0x00 4932 Reserved 0x00 5230 USART1 0x00 5000 GPIO and peripheral registers 0x00 5280 TIM2 0x00 57FF 0x00 5280 TIM3 0x00 5280 TIM4 0x00 57FF 0x00 5280 TIM4 0x00 5280 TIM4 0x00 5280 Reserved 0x00 5280 TIM4 0x00 5280 TIM4 0x00 6000 Reserved 0x00 5340 ADC1 0x00 5400 LCD 0x00 7FF6 CPU/SWIM/Debug/ITC registers 0x00 5440 R1 COMP 0x00 8076 Medium-density Flash program memory (up to 32 Kbytes) Reserved 0x00 5440 COMP		Option bytes		0x00 5062	PWR
Novol 4909 0x00 49910 0x00 4911 0x00 4912 Reserved 0x00 50F3 0x00 50F3 WWDG VREFINT_Factory_CONV_V125(3) 0x00 4912 Reserved 0x00 50F3 BEEP WWDG 0x00 4912 0x00 4925 0x00 4925 0x00 4926 Unique ID 0x00 5200 SPI1 RTC 0x00 4927 0x00 4926 Unique ID 0x00 5210 SPI1 IZC1 0x00 5000 GPIO and peripheral registers 0x00 5280 TIM2 0x00 57FF Boot ROM (2 Kbytes) 0x00 52FF TIM4 0x00 7FFF Boot ROM (2 Kbytes) 0x00 5400 LCD 0x00 7FFF CPU/SWIM/Debug/ITC registers 0x00 5440 RI 0x00 807F Medium-density Flash program memory (up to 32 Kbytes) Ri 0x00 5440	0x00 48FF		1 /	0x00 50C0	CLK
0x00 4910 0x00 4911 0x00 4912 VREFINT_Factory_CONV ⁽²⁾ TS_Factory_CONV_V125 ⁽³⁾ Reserved 0x00 50E0 0x00 5140 IWDG 0x00 4925 0x00 4925 Reserved 0x00 5140 RTC 0x00 4932 0x00 4932 Unique ID 0x00 5210 I2C1 0x00 4932 Reserved 0x00 5230 USART1 0x00 57FF GPIO and peripheral registers 0x00 5280 TIM2 0x00 57FF Boot ROM (2 Kbytes) 0x00 5240 TIM4 0x00 57FF Boot ROM (2 Kbytes) 0x00 5340 DAC 0x00 7FFF CPU/SWIM/Debug/ITC registers 0x00 5400 LCD 0x00 7FFF Reset and interrupt vectors Medium-density Flash program memory (up to 32 Kbytes) Ri 0x00 FFFF 0x00 FFFF Medium-density Flash program memory COMP	000 4000	Reserved		0x00 50D3	WWDG
0x00 4911 0x00 4912 0x00 4925 0x00 4925 0x00 4926 0x00 4932 0x00 4931 0x00 4932 0x00 4932 0x00 4932 0x00 4932 0x00 4932 0x00 4932 0x00 4932 0x00 4932 0x00 4932 0x00 57FF 0x00 5800 0x00 57FF 0x00 5800 0x00 5FFF 0x00 6000 0x00 5FFF 0x00 6000 0x00 5FFF 0x00 6000 0x00 7FFF 0x00 6000 0x00 7FFF 0x00 50F3 0x00 5200 0x00 5210 0x00 5220 0x00 5	0x00 4909 0x00 4910	VREFINT Factory CONV ⁽²⁾	1 /	0x00 50E0	IWDG
0x00 4925 0x00 4926 0x00 4926 0x00 4931 0x00 4931 Reserved 0x00 5140 0x00 5200 RTC 0x00 4926 0x00 4931 Unique ID 0x00 5210 SPI1 0x00 4932 Reserved 0x00 5230 USART1 0x00 5000 GPIO and peripheral registers 0x00 5280 TIM2 0x00 5500 Reserved 0x00 5280 TIM3 0x00 5500 Reserved 0x00 5280 TIM4 0x00 5500 Boot ROM (2 Kbytes) 0x00 5280 TIM4 0x00 6800 Reserved 0x00 5280 TIM4 0x00 7EFF Boot ROM (2 Kbytes) 0x00 5340 DAC 0x00 7FFF Reserved 0x00 5400 LCD 0x00 7FFF Reserved 0x00 5440 RI 0x00 7FFF Reset and interrupt vectors RI COMP 0x00 8000 Medium-density Flash program memory (up to 32 Kbytes) Medium-density Risk program memory 0x00 FFFF Ox00 FFFF Medium-density Flash program memory Risk program memory	0x00 4911	TS_Factory_CONV_V125 ⁽³⁾	1 /	0x00 50F3	BEEP
0x00 4926 0x00 4931 0x00 4931 0x00 4932 Unique ID 0x00 5200 0x00 5210 SPI1 12C1 0x00 4932 0x00 5000 Reserved 0x00 5230 0x00 5250 USART1 0x00 57FF 0x00 5800 GPIO and peripheral registers 0x00 5280 0x00 5280 TIM2 0x00 5FFF 0x00 6800 Boot ROM (2 Kbytes) 0x00 52FF TIM4 0x00 7EFF 0x00 6800 Boot ROM (2 Kbytes) 0x00 5340 ADC1 0x00 7EFF 0x00 8800 CPU/SWIM/Debug/ITC registers 0x00 5440 RI 0x00 7FFF Reset and interrupt vectors Ri COMP 0x00 7FFF Medium-density Flash program memory (up to 32 Kbytes) Medium-density Ri 0x00 FFFF Ox00 FFFF Medium-density Flash program memory Ri	0x00 4925	Reserved	1 /	0x00 5140	RTC
0x00 49310x00 521012C10x00 4932Reserved0x00 5230USART10x00 5000GPIO and peripheral registers0x00 5250TIM20x00 5800Reserved0x00 5280TIM30x00 55FFFReserved0x00 5280TIM40x00 5000Boot ROM0x00 52E0TIM40x00 67FFBoot ROM0x00 5340ADC10x00 7FF6Reserved0x00 5340ADC10x00 7FF6CPU/SWIM/Debug/ITC0x00 5430RI0x00 7FFFReset and interrupt vectorsMedium-density0x00 7FFFMedium-densityFlash program memoryKbytes)0x00 FFFF0x00 FFFFMedium-density	0x00 4926	Unique ID	1 /	0x00 5200	SPI1
0x00 4FFF 0x00 5000Reserved0x00 5230 0x00 5260USART1 TIM20x00 57FF 0x00 5800GPIO and peripheral registers0x00 5280 0x00 5280TIM2 TIM30x00 5FFF 0x00 6000Reserved0x00 5280 0x00 52E0TIM4 0x00 52E00x00 67FF 0x00 6800Boot ROM (2 Kbytes)0x00 52FF 0x00 5340TIM4 0x00 53400x00 7FFF 0x00 7F00Reserved0x00 5400 0x00 5440DAC LCD0x00 7FFF 0x00 8000CPU/SWIM/Debug/ITC registers0x00 5440 COMPRI COMP0x00 7FFF 0x00 8080Medium-density Flash program memory (up to 32 Kbytes)Medium-density Flash program memory (up to 32 Kbytes)Medium-density Flash program memory (up to 32 Kbytes)	0x00 4931 0x00 4932		-	0x00 5210 ⊢	I2C1
0x00 5000 0x00 57FF 0x00 5800GPIO and peripheral registers0x00 5250 0x00 5280TIM2 TIM30x00 57FF 0x00 6000Reserved0x00 5280 TIM1TIM10x00 5FFF 0x00 6800Boot ROM (2 Kbytes)0x00 5240 0x00 5340TIM4 NADC10x00 67FF 0x00 6800Reserved0x00 5340 0x00 5340ADC1 DX00 53800x00 7EFF 0x00 7F00CPU/SWIM/Debug/ITC registers0x00 5440RI COMP0x00 7FFF 0x00 8007Reset and interrupt vectors Medium-density Flash program memory (up to 32 Kbytes)Medium-density Flash program memory (up to 32 Kbytes)Medium-density Flash program memory (up to 32 Kbytes)	0x00 4FFF	Reserved	/	0x00 5230 -	USART1
0x00 57FF 0x00 5800CH let all polyhold registers0x00 5280TIM30x00 5800Reserved0x00 52E0TIM40x00 6000Boot ROM (2 Kbytes)0x00 52FFIRTIM 0x00 53400x00 6800Reserved0x00 5340ADC10x00 7FFFCPU/SWIM/Debug/ITC registers0x00 5400LCD0x00 7FFFCPU/SWIM/Debug/ITC registers0x00 5440RI COMP0x00 7FFFMedium-density Flash program memory (up to 32 Kbytes)Medium-density Flash program memory (up to 32 Kbytes)Medium-density Flash program memory (up to 32 Kbytes)Medium-density Flash program memory (up to 32 Kbytes)TIM3 TIM1	0x00 5000	GPIO and peripheral registers		0x00 5250 -	TIM2
0x00 5800Reserved0x00 52B0TIM10x00 5FFF 0x00 6000Boot ROM (2 Kbytes)0x00 52FF 0x00 53400x00 52FF IRTIMTIM40x00 6800Reserved0x00 5340 0x00 5400ADC1 DACDAC0x00 7FFF 0x00 7F00CPU/SWIM/Debug/ITC registers0x00 5440RI COMP0x00 7FFF 0x00 8080Reset and interrupt vectorsReset and interrupt vectorsRI COMP0x00 FFFFMedium-density Flash program memory (up to 32 Kbytes)Net and the set and interrupt vectorsNet and the set and interrupt vectors0x00 FFFFNet and interrupt vectorsNet and the set and interrupt vectorsNet and the set and interrupt vectors0x00 FFFFNet and the set and interrupt vectorsNet and the set and t	0x00 57FF			0x00 5280 -	TIM3
0x00 5FFF 0x00 6000Boot ROM (2 Kbytes)0x00 52E0TIM40x00 67FF 0x00 6800Boot ROM (2 Kbytes)0x00 52FFIRTIM ADC10x00 7FFF 0x00 7F00Reserved0x00 5380 0x00 5400DAC LCD0x00 7FFF 0x00 8000 0x00 807F 0x00 8080CPU/SWIM/Debug/ITC registersRI COMP0x00 7FFF 0x00 8080Reset and interrupt vectors Medium-density Flash program memory (up to 32 Kbytes)Medium-density Flash program memory (up to 32 Kbytes)	0x00 5800	Reserved	\square	0x00 52B0	TIM1
0x00 6000Boot ROM (2 Kbytes)0x00 52FFIRTIM ADC10x00 67FF 0x00 6800Reserved0x00 5380 0x00 5400DAC LCD0x00 7FF0 0x00 7FF0CPU/SWIM/Debug/ITC registersRI 0x00 5430 0x00 5440RI COMP0x00 7FFF 0x00 8000 0x00 8080Reset and interrupt vectorsRI COMP0x00 FFFFMedium-density Flash program memory (up to 32 Kbytes)Medium-density Flash program memory (up to 32 Kbytes)	0x00 5FFF			0x00 52E0	TIM4
0x00 67FF 0x00 6800 (2 Kbytes) 0x00 5340 ADC1 0x00 7FFF 0x00 7F00 Reserved 0x00 5430 DAC 0x00 7FFF CPU/SWIM/Debug/ITC registers 0x00 5440 RI 0x00 8000 Reset and interrupt vectors 0x00 5440 COMP 0x00 8080 Medium-density Flash program memory (up to 32 Kbytes) Medium-density	0x00 6000	Boot ROM		0x00 52FF	IRTIM
0x00 6800 Reserved 0x00 5380 DAC 0x00 7EFF 0x00 7F00 0x00 5430 LCD 0x00 7FFF CPU/SWIM/Debug/ITC registers 0x00 5440 RI 0x00 8000 Reset and interrupt vectors COMP 0x00 807F Medium-density Flash program memory (up to 32 Kbytes) Medium-density	0×00 67EE	(2 Kbytes)		0x00 5340 -	ADC1
0x00 7EFF 0x00 7F00 Reserved 0x00 5400 0x00 7FFF 0x00 8000 CPU/SWIM/Debug/ITC registers RI 0x00 8000 Reset and interrupt vectors 0x00 807F 0x00 8080 Medium-density Flash program memory (up to 32 Kbytes) 0x00 FFFF	0x00 6800			0x00 5380 -	DAC
0x00 7EFF 0x00 7F00 0x00 7FFF 0x00 8000 0x00 807F 0x00 807F 0x00 8080 0x00 807F 0x00 8080 Medium-density Flash program memory (up to 32 Kbytes) 0x00 FFFF		Reserved		0x00 5400 ⊢	LCD
0x00 7FFF 0x00 8000 0x00 807F 0x00 FFFF	0x00 7EFF			0x00 5430	RI
0x00 7FFF 0x00 8000 0x00 807F 0x00 8080 Medium-density Flash program memory (up to 32 Kbytes) 0x00 FFFF	0,00 /1 00	CPU/SWIM/Debug/ITC		0x00 5440	COMP
0x00 8000 0x00 807F 0x00 8080 Medium-density Flash program memory (up to 32 Kbytes)		registers		L	
0x00 807F 0x00 8080 Medium-density Flash program memory (up to 32 Kbytes)	0x00 8000		-		
0x00 8080 Medium-density Flash program memory (up to 32 Kbytes) 0x00 FFFF	0x00 807F				
Flash program memory (up to 32 Kbytes) 0x00 FFFF	0808 00x0	Medium-density			
(up to 32 Kbytes)		Flash program memory			
0x00 FFFF		(up to 32 Kbytes)			
	0x00 FFFF				

1. Table 6 lists the boundary addresses for each memory size. The top of the stack is at the RAM end address.

2. The VREFINT_Factory_CONV byte represents the LSB of the V_{REFINT} 12-bit ADC conversion result. The MSB have a fixed value: 0x6.

The TS_Factory_CONV_V125 byte represents the LSB of the V₁₂₅ 12-bit ADC conversion result. The MSB have a fixed value: 0x3. The V₁₂₅ measurement is performed at 125°C.

4. Refer to *Table 9* for an overview of hardware register mapping, to *Table 8* for details on I/O port hardware registers, and to *Table 10* for information on CPU/SWIM/debug module controller registers.



Address	Block	Register label	Register name	Reset status
0x00 5230		USART1_SR	USART1 status register	0xC0
0x00 5231		USART1_DR	USART1 data register	undefined
0x00 5232		USART1_BRR1	USART1 baud rate register 1	0x00
0x00 5233		USART1_BRR2	USART1 baud rate register 2	0x00
0x00 5234		USART1_CR1	USART1 control register 1	0x00
0x00 5235	USART1	USART1_CR2	USART1 control register 2	0x00
0x00 5236		USART1_CR3	USART1 control register 3	0x00
0x00 5237		USART1_CR4	USART1 control register 4	0x00
0x00 5238		USART1_CR5	USART1 control register 5	0x00
0x00 5239		USART1_GTR	USART1 guard time register	0x00
0x00 523A		USART1_PSCR	USART1 prescaler register	0x00
0x00 523B to 0x00 524F		Reserved area (21 bytes)		
0x00 5250		TIM2_CR1	TIM2 control register 1	0x00
0x00 5251		TIM2_CR2	TIM2 control register 2	0x00
0x00 5252		TIM2_SMCR	TIM2 slave mode control register	0x00
0x00 5253		TIM2_ETR	TIM2 external trigger register	0x00
0x00 5254		TIM2_DER	TIM2 DMA1 request enable register	0x00
0x00 5255		TIM2_IER	TIM2 interrupt enable register	0x00
0x00 5256		TIM2_SR1	TIM2 status register 1	0x00
0x00 5257		TIM2_SR2	TIM2 status register 2	0x00
0x00 5258		TIM2_EGR	TIM2 event generation register	0x00
0x00 5259		TIM2_CCMR1	TIM2 capture/compare mode register 1	0x00
0x00 525A	TIM2	TIM2_CCMR2	TIM2 capture/compare mode register 2	0x00
0x00 525B		TIM2_CCER1	TIM2 capture/compare enable register 1	0x00
0x00 525C		TIM2_CNTRH	TIM2 counter high	0x00
0x00 525D		TIM2_CNTRL	TIM2 counter low	0x00
0x00 525E		TIM2_PSCR	TIM2 prescaler register	0x00
0x00 525F		TIM2_ARRH	TIM2 auto-reload register high	0xFF
0x00 5260		TIM2_ARRL	TIM2 auto-reload register low	0xFF
0x00 5261		TIM2_CCR1H	TIM2 capture/compare register 1 high	0x00
0x00 5262		TIM2_CCR1L	TIM2 capture/compare register 1 low	0x00
0x00 5263		TIM2_CCR2H	TIM2 capture/compare register 2 high	0x00
0x00 5264		TIM2_CCR2L	TIM2 capture/compare register 2 low	0x00

T-LL A A	1 .		
Table 9. General	naroware	register ma	p (continuea)



6 Interrupt vector mapping

IRQ No.	Source block	Description	Wakeup from Halt mode	Wakeup from Active-halt mode	Wakeup from Wait (WFI mode)	Wakeup from Wait (WFE mode) ⁽¹⁾	Vector address
-	RESET	Reset	Yes	Yes	Yes	Yes	0x00 8000
-	TRAP	Software interrupt	-	-	-	-	0x00 8004
0			Reserved				0x00 8008
1	FLASH	Flash end of programming/write attempted to protected page interrupt	-	-	Yes	Yes	0x00 800C
2	DMA1 0/1	DMA1 channels 0/1 half transaction/transaction complete interrupt	-	-	Yes	Yes	0x00 8010
3	DMA1 2/3	DMA1 channels 2/3 half transaction/transaction complete interrupt	-	-	Yes	Yes	0x00 8014
4	RTC	RTC alarm A/ wakeup/tamper 1/ tamper 2/tamper 3	Yes	Yes	Yes	Yes	0x00 8018
5	EXTI E/F/ PVD ⁽²⁾	External interrupt port E/F PVD interrupt	Yes	Yes	Yes	Yes	0x00 801C
6	EXTIB/G	External interrupt port B/G	Yes	Yes	Yes	Yes	0x00 8020
7	EXTID/H	External interrupt port D/H	Yes	Yes	Yes	Yes	0x00 8024
8	EXTI0	External interrupt 0	Yes	Yes	Yes	Yes	0x00 8028
9	EXTI1	External interrupt 1	Yes	Yes	Yes	Yes	0x00 802C
10	EXTI2	External interrupt 2	Yes	Yes	Yes	Yes	0x00 8030
11	EXTI3	External interrupt 3	Yes	Yes	Yes	Yes	0x00 8034
12	EXTI4	External interrupt 4	Yes	Yes	Yes	Yes	0x00 8038
13	EXTI5	External interrupt 5	Yes	Yes	Yes	Yes	0x00 803C
14	EXTI6	External interrupt 6	Yes	Yes	Yes	Yes	0x00 8040
15	EXTI7	External interrupt 7	Yes	Yes	Yes	Yes	0x00 8044
16	LCD	LCD interrupt	-	-	Yes	Yes	0x00 8048
17	CLK/TIM1/ DAC	CLK system clock switch/ CSS interrupt/ TIM1 Break/DAC	-	-	Yes	Yes	0x00 804C

Table 11. Interrupt mapping



IRQ No.	Source block	Description	Wakeup from Halt mode	Wakeup from Active-halt mode	Wakeup from Wait (WFI mode)	Wakeup from Wait (WFE mode) ⁽¹⁾	Vector address
18	COMP1/ COMP2/ ADC1	COMP1 interrupt/ COMP2 interrupt ADC1 end of conversion/ analog watchdog/ overrun interrupt	Yes	Yes	Yes	Yes	0x00 8050
19	TIM2	TIM2 update/overflow/ trigger/break interrupt	-	-	Yes	Yes	0x00 8054
20	TIM2	TIM2 capture/compare interrupt	-	-	Yes	Yes	0x00 8058
21	TIM3	TIM3 update /overflow/ trigger/break interrupt	-	-	Yes	Yes	0x00 805C
22	TIM3	TIM3 capture/compare interrupt	-	-	Yes	Yes	0x00 8060
23	TIM1	TIM1 update /overflow/ trigger/COM	-	-	-	Yes	0x00 8064
24	TIM1	TIM1 capture/compare interrupt	-	-	-	Yes	0x00 8068
25	TIM4	TIM4 update /overflow/ trigger interrupt	-	-	Yes	Yes	0x00 806C
26	SPI1	SPI TX buffer empty/RX buffer not empty/error/wakeup interrupt	Yes	Yes	Yes	Yes	0x00 8070
27	USART1	USART1 transmit data register empty/ transmission complete interrupt	-	-	Yes	Yes	0x00 8074
28	USART 1	USART1 received data ready/overrun error/ idle line detected/parity error/global error interrupt	-	-	Yes	Yes	0x00 8078
29	I ² C1	I ² C1 interrupt ⁽³⁾	Yes	Yes	Yes	Yes	0x00 807C

Table 11. Interrupt mapping (continued)

 The Low power wait mode is entered when executing a WFE instruction in Low power run mode. In WFE mode, the interrupt is served if it has been previously enabled. After processing the interrupt, the processor goes back to WFE mode. When the interrupt is configured as a wakeup event, the CPU wakes up and resumes processing.

 The interrupt from PVD is logically OR-ed with Port E and F interrupts. Register EXTI_CONF allows to select between Port E and Port F interrupt (see External interrupt port select register (EXTI_CONF) in STM8L051/L052 Value Line, STM8L151/L152, STM8L162, STM8AL31, STM8AL3L MCU lines reference manual (RM0031).

3. The device is woken up from Halt or Active-halt mode only when the address received matches the interface address.



Symbol	Ratings	Max.	Unit
I _{VDD}	Total current into V _{DD} power line (source)	80	
I _{VSS}	Total current out of V _{SS} ground line (sink)	80	
	Output current sunk by IR_TIM pin (with high sink LED driver capability)	80	
Ι _{ΙΟ}	Output current sunk by any other I/O and control pin	25	
	Output current sourced by any I/Os and control pin	- 25	m۸
	Injected current on true open-drain pins (PC0 and PC1) $^{(1)}$	- 5/+0	IIIA
	Injected current on five-volt tolerant (FT) pins (PA7 and PE0) $^{(1)}$	- 5/+0	
'INJ(PIN)	Injected current on 3.6 V tolerant (TT) pins ⁽¹⁾		
	Injected current on any other pin ⁽²⁾	- 5/+5	
ΣΙ _{INJ(PIN)}	Total injected current (sum of all I/O and control pins) ⁽³⁾	± 25	

 Positive injection is not possible on these I/Os. A negative injection is induced by V_{IN}<V_{SS}. I_{INJ(PIN)} must never be exceeded. Refer to *Table 15* for maximum allowed input voltage values.

2. A positive injection is induced by $V_{IN} > V_{DD}$ while a negative injection is induced by $V_{IN} < V_{SS}$. $I_{INJ(PIN)}$ must never be exceeded. Refer to *Table 15* for maximum allowed input voltage values.

3. When several inputs are submitted to a current injection, the maximum $\Sigma I_{INJ(PIN)}$ is the absolute sum of the positive and negative injected currents (instantaneous values).

Table 17. T	hermal chai	racteristics
-------------	-------------	--------------

Symbol	Ratings	Value	Unit
T _{STG}	Storage temperature range	-65 to +150	°C
TJ	Maximum junction temperature	150	C

Table 18. Operating lifetime (OLF)⁽¹⁾

Symbol	Ratings	Value	Unit
OLF	Conforming to AEC-Q100	-40 to 125 °C	Grade 1

1. For detailed mission profile analysis, please contact the local ST Sales Office.



Symbol	Parameter		Conditions ⁽¹⁾				Unit
				T_A = -40 °C to 25 °C	3.00	3.30 ⁽²⁾	
I _{DD(LPW)}	Supply current in Low power wait mode	LSI RC osc. al (at 38 kHz) O	all peripherals OFF	T _A = 85 °C	4.40	9 ⁽³⁾	
				T _A = 125 °C	11.00	18 ⁽³⁾	
		LSE external clock ⁽⁴⁾ (32.768 kHz)	all peripherals OFF	T_A = -40 °C to 25 °C	2.35	2.70 ⁽²⁾	μΑ
				T _A = 85 °C	3.10	3.70 ⁽²⁾	
				T _A = 125 °C	7.20	11.00 ⁽²⁾	

Table 24. Total current consumption in low-power wait mode at V_{DD} = 1.65 V to 3.6 V

1. No floating I/Os.

2. Guaranteed by characterization results.

3. Tested at 85°C for temperature range A or 125°C for temperature range C.

 Oscillator bypassed (LSEBYP = 1 in CLK_ECKCR). When configured for external crystal, the LSE consumption (I_{DD LSE}) must be added. Refer to Table 33.

Table 25. To	otal current consumption and timing in active-halt mode
	at V _{DD} = 1.65 V to 3.6 V

Symbol	Parameter		Conditions ⁽¹⁾				Unit
				T_A = -40 °C to 25 °C	0.90	2.10	
		LSI RC (at 38 kHz)	LCD OFF ⁽³⁾	T _A = 85 °C	1.50	3.40	
				T _A = 125 °C	5.10	12.00	
	Supply current in LSI RC Active-halt mode (at 38 kł		z) $\begin{array}{c} \text{LCD ON} \\ \text{(static duty/external} \\ \text{V}_{\text{LCD}} \right)^{(4)} \\ \text{LCD ON} \\ \text{(1/4 duty/external} \\ \text{V}_{\text{LCD}} \right)^{(5)} \end{array}$	$T_A = -40 \text{ °C to } 25 \text{ °C}$	1.40	3.10	-
				T _A = 85 °C	1.90	4.30	
				T _A = 125 °C	5.50	13.00	
'DD(AH)				$T_A = -40 \text{ °C to } 25 \text{ °C}$	1.90	4.30	μA
				T _A = 85 °C	2.40	5.40	
				T _A = 125 °C	6.00	15.00	
			LCD ON	$T_A = -40 \text{ °C to } 25 \text{ °C}$	3.90	8.75	1
			(1/4 duty/	T _A = 85 °C	4.50	10.20	
				V _{LCD}) ⁽⁶⁾	T _A = 125 °C	6.80	16.30





Figure 30. Typical NRST pull-up current I_{pu} vs V_{DD}

The reset network shown in *Figure 31* protects the device against parasitic resets. The user must ensure that the level on the NRST pin can go below the V_{IL} max. level specified in *Table 45*. Otherwise the reset is not taken into account internally.

For power consumption sensitive applications, the external reset capacitor value can be reduced to limit the charge/discharge current. If the NRST signal is used to reset the external circuitry, attention must be paid to the charge/discharge time of the external capacitor to fulfill the external devices reset timing conditions. The minimum recommended capacity is 10 nF.



Figure 31. Recommended NRST pin configuration



9.3.8 Communication interfaces

SPI1 - Serial peripheral interface

Unless otherwise specified, the parameters given in *Table 46* are derived from tests performed under ambient temperature, f_{SYSCLK} frequency and V_{DD} supply voltage conditions summarized in *Section 9.3.1*. Refer to I/O port characteristics for more details on the input/output alternate function characteristics (NSS, SCK, MOSI, MISO).

Symbol	Parameter	Conditions ⁽¹⁾	Min	Мах	Unit
f _{SCK}	SPI1 clock frequency	Master mode	0	8	МН≁
1/t _{c(SCK)}	SI IT Clock nequency	Slave mode	0	8	
t _{r(SCK)} t _{f(SCK)}	SPI1 clock rise and fall time	Capacitive load: C = 30 pF	-	30	
t _{su(NSS)} ⁽²⁾	NSS setup time	Slave mode	4 x 1/f _{SYSCLK}	-	
t _{h(NSS)} ⁽²⁾	NSS hold time	Slave mode	80	-	
t _{w(SCKH)} ⁽²⁾ t _{w(SCKL)} ⁽²⁾	SCK high and low time	Master mode, f _{MASTER} = 8 MHz, f _{SCK} = 4 MHz	105	145	
t _{su(MI)} ⁽²⁾	Data input setup time	Master mode	30	-	
t _{su(SI)} ⁽²⁾		Slave mode	3	-	
t _{h(MI)} ⁽²⁾	Data input hold time	Master mode	15	-	
t _{h(SI)} ⁽²⁾		Slave mode	0	-	ns
t _{a(SO)} ⁽²⁾⁽³⁾	Data output access time	Slave mode	-	3x 1/f _{SYSCLK}	
t _{dis(SO)} ⁽²⁾⁽⁴⁾	Data output disable time	Slave mode	30	-	
t _{v(SO)} (2)	Data output valid time	Slave mode (after enable edge)	-	60	
t _{v(MO)} ⁽²⁾	Data output valid time	Master mode (after enable edge)	-	20	
$t_{h(SO)}^{(2)}$	Data output hold time	Slave mode (after enable edge)	15	-	
t _{h(MO)} ⁽²⁾		Master mode (after enable edge)	1	-	

Table 46. SPI1 of	characteristics
-------------------	-----------------

1. Parameters are given by selecting 10 MHz I/O output frequency.

2. Values based on design simulation and/or characterization results, and not tested in production.

3. Min time is for the minimum time to drive the output and max time is for the maximum time to validate the data.

4. Min time is for the minimum time to invalidate the output and max time is for the maximum time to put the data in Hi-Z.



Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
V _{DDA}	Analog supply voltage	-	1.8	-	3.6		
V	Reference supply	$2.4 \text{ V} \leq \text{V}_{\text{DDA}} \leq 3.6 \text{ V}$	2.4	-	V _{DDA}		
VREF+	voltage	$1.8 \text{ V} \leq \text{V}_{\text{DDA}} \leq 2.4 \text{ V}$		V _{DDA}	I	v	
V _{REF-}	Lower reference voltage	-		V _{SSA}			
I _{VDDA}	Current on the VDDA input pin	-	-	1000	1450		
h	Current on the VREF+	-	-	400	700 (peak) ⁽¹⁾	μA	
'VREF+	input pin	-	-	400	450 (average) ⁽¹⁾		
V _{AIN}	Conversion voltage range	-	0 ⁽²⁾	-	V _{REF+}	-	
T _A	Temperature range	-	-40	-	125	°C	
Ruu	External resistance on V _{AIN}	on PF0 fast channel	-	-	50 ⁽³⁾	kO	
' AIN		on all other channels	-	-	50.7	K12	
Cape	Internal sample and hold	on PF0 fast channel	-	16	-	nE	
CADC	capacitor	on all other channels	-	10	-	рі	
f	ADC sampling clock	2.4 V \leq V _{DDA} \leq 3.6 V without zooming	0.320	-	16		
'ADC	frequency	$1.8 V \le V_{DDA} \le 2.4 V$ with zooming	0.320	-	8	MHz	
farme	12 hit conversion rate	V _{AIN} on PF0 fast channel	-	-	1 ⁽⁴⁾⁽⁵⁾		
CONV		V _{AIN} on all other channels	-	-	760 ⁽⁴⁾⁽⁵⁾	kHz	
f _{TRIG}	External trigger frequency	-	-	-	t _{conv}	1/f _{ADC}	
t _{LAT}	External trigger latency	-	-	-	3.5	1/f _{SYSCLK}	

Table 56. ADC1 characteristics



In the following three tables, data are guaranteed by characterization result, not tested in production.

Symbol	Parameter	Conditions	Тур.	Max ⁽¹⁾	Unit
		f _{ADC} = 16 MHz	1	1.6	
DNL	Differential non linearity	f _{ADC} = 8 MHz	1	1.6	
		f _{ADC} = 4 MHz	1	1.5	
		f _{ADC} = 16 MHz	1.2	2	
INL	Integral non linearity	f _{ADC} = 8 MHz	1.2	1.8	LSB
		f _{ADC} = 4 MHz	1.2	1.7	
	Total unadjusted error	f _{ADC} = 16 MHz	2.2	3.0	
TUE		f _{ADC} = 8 MHz	1.8	2.5	
		f _{ADC} = 4 MHz	1.8	2.3	
		f _{ADC} = 16 MHz	1.5	2	
Offset	Offset error	f _{ADC} = 8 MHz	1	1.5	
		f _{ADC} = 4 MHz	0.7	1.2	
		f _{ADC} = 16 MHz			LOD
Gain	Gain error	f _{ADC} = 8 MHz	1	1.5	
		f _{ADC} = 4 MHz			

Table 57. ADC1 accuracy with V_{DDA} = 2.5 V to 3.3 V

1. Not tested in production.

Symbol	Parameter	Тур.	Max ⁽¹⁾	Unit
DNL	Differential non linearity	1	2	
INL	Integral non linearity	1.7	3	
TUE	TUE Total unadjusted error		4	LSB
Offset	Offset error	1	2	
Gain	Gain error	1.5	3	

1. Not tested in production.



10.5 Thermal characteristics

The maximum chip junction temperature (T_{Jmax}) must never exceed the values given in *Table 19: General operating conditions*.

The maximum chip-junction temperature, T_{Jmax} , in degree Celsius, may be calculated using the following equation:

$$T_{Jmax} = T_{Amax} + (P_{Dmax} \times \Theta_{JA})$$

Where:

- T_{Amax} is the maximum ambient temperature in °C
- Θ_{JA} is the package junction-to-ambient thermal resistance in °C/W
- P_{Dmax} is the sum of P_{INTmax} and P_{I/Omax} (P_{Dmax} = P_{INTmax} + P_{I/Omax})
- P_{INTmax} is the product of I_{DD} and V_{DD}, expressed in Watts. This is the maximum chip internal power.
- P_{I/Omax} represents the maximum power dissipation on output pins Where:

 $\mathsf{P}_{\text{I/Omax}} = \Sigma(\mathsf{V}_{\text{OL}}{}^*\mathsf{I}_{\text{OL}}) + \Sigma((\mathsf{V}_{\text{DD}}{}^-\mathsf{V}_{\text{OH}}){}^*\mathsf{I}_{\text{OH}}),$

taking into account the actual V_{OL}/I_{OL} and V_{OH}/I_{OH} of the I/Os at low and high level in the application.

Symbol	Parameter	Value	Unit
	Thermal resistance junction-ambient LQFP48- 7 x 7 mm	65	
Θ_{JA}	Thermal resistance junction-ambient LQFP32 - 7 x 7 mm	59	°C/W
	Thermal resistance junction-ambient VFQFPN32 - 5 x 5 mm	62	

Table 68. Thermal characteristics⁽¹⁾

1. Thermal resistances are based on JEDEC JESD51-2 with 4-layer PCB in a natural convection environment.



11 Device ordering information

Figure 50. Medium-density STM8AL313x/4x/6x and STM8AL3L4x/6x ordering information scheme

Example:	STM8	AL	31	6	8	Т	С	
Product class							Í	
STM8 microcontroller								
Family type								
AL = Automotive Low power								
Sub-family type								
31 = Standard								
3L = with LCD								
Memory size								
3 = 8 Kbyte								
4 = 16 Kbyte								
6 = 32 Kbyte								
Pin count								
8 = 48 pins								
6 = 32 pins								
Package								
T = LQFP								
U = VFQFPN								
Temperature range								
$C = -40 ^{\circ}C$ to 125 $^{\circ}C$								
A = - 40 °C to 85 °C								
Packing								
Y = Tray								
X = Tape and reel compliant with R								

1. For a list of available options (e.g. memory size, package) and order-able part numbers or for further information on any aspect of this device, please contact the nearest ST sales office.



12 Revision history

Date	Revision	Changes
04-Jan-2012	1	Initial release
20-Dec-2012	2	Added consumption values when run from Flash or from RAM. Added 8k Flash devices STM8AL3138 and STM8AL3136 to <i>Table 1:</i> <i>Device summary, Table 2: Medium-density STM8AL313x/4x/6x and</i> <i>STM8AL3L4x/6x low-power device features and peripheral counts.</i> and <i>Figure 50: Medium-density STM8AL313x/4x/6x and STM8AL3L4x/6x</i> <i>ordering information scheme.</i> Added footnotes stating that power consumption has not been tested to <i>Table 21</i> and <i>Table 22</i> for HSE, and to <i>Table 23</i> and <i>Table 24</i> for LSE. Updated max LSI amperage values in <i>Table 23</i> and <i>Table 24.</i> Replaced <i>Table 38: Flash program memory</i> and <i>Table 39: Data</i> <i>memory.</i> Added a production test footnote to <i>Table 50: TS characteristics.</i> Updated voltage values in <i>Table 50: TS characteristics,</i> and current values in <i>Table 51: Comparator 1 characteristics</i> and <i>Table 52:</i> <i>Comparator 2 characteristics.</i> Removed <i>Figure 13: Typ. I_{DD(LPR)} vs. V_{DD} (LSI clock source)</i> and <i>Figure 14: Typ. I_{DD(LPR)} vs. V_{DD} (LSI clock source).</i>
03-Jun-2013	3	Updated 'Qualification conforms' bullet on cover page. Updated 'TS_Factory_CONV' in <i>Figure 9: Memory map</i> Removed 'rev G' in <i>Table 18: Operating lifetime (OLF)</i> Ratings Replaced 0.40 by 0.38 in <i>Table 22: Total current consumption in Wait</i> <i>mode</i> 'code executed from Flash' fcpu = 125 kHz Updated footnote ⁽³⁾ in <i>Table 23: Total current consumption and timing</i> <i>in low-power run mode at VDD</i> = 1.65 V to 3.6 V, <i>Table 24: Total current</i> <i>consumption in low-power wait mode at VDD</i> = 1.65 V to 3.6 V and <i>Table 27: Total current consumption and timing in Halt mode at VDD</i> = 1.65 to 3.6 V Updated footnote ⁽²⁾ in <i>Table 26: Typical current consumption in Active-</i> <i>halt mode, RTC clocked by LSE external crystal</i> Updated max ILEAK_HSE in <i>Table 30: HSE external clock</i> <i>characteristics</i> and <i>Table 31: LSE external clock</i> characteristics Updated ACC _{HSI} in <i>Table 38: Flash program memory</i> Updated STAB _{VREFINT} in <i>Table 49: Reference voltage characteristics</i> Updated 'TS_Factory_CONV' in <i>Table 50: TS characteristics</i> Updated 'tconv' and 'title' in <i>Table 50: ADC1 characteristics</i> Updated Table 64: Electrical sensitivities
14-Jun-2013	4	Updated max LSI measures in <i>Table 23: Total current consumption and timing in low-power run mode at VDD</i> = 1.65 V to 3.6 V and <i>Table 24: Total current consumption in low-power wait mode at VDD</i> = 1.65 V to 3.6 V

	Table	69.	Document	revision	history
--	-------	-----	----------	----------	---------



Date	Revision	Changes		
03-Mar-2014	5	Changed the document status to Datasheet - Production data to reflect the device maturity. Corrected the data memory size in the <i>Features</i> . Updated the package assignment in <i>Table 2: Medium-density</i> <i>STM8AL313x/4x/6x and STM8AL3L4x/6x low-power device features</i> <i>and peripheral counts</i>		
13-May-2015	6	 Updated: the product names in the document headers and on the cover page, Section 1: Introduction, the captions of Figure 3: STM8AL31x8T 48-pin pinout (without LCD), Figure 4: STM8AL3Lx8T 48-pin pinout (with LCD), Figure 5: STM8AL31x6T 32-pin pinout (without LCD), Figure 6: STM8AL3Lx6T 32-pin pinout (with LCD), Table 6: Flash and RAM boundary addresses, ILEAK_HSE maximum value in Table 32: HSE oscillator characteristics, ILEAK_LSE maximum value in Table 33: LSE oscillator characteristics, Table 54, Table 57, Table 58, Table 59 with a footnote for Max values not tested in production, Section 9.3.15: EMC characteristics, Section 10.2: LQFP48 package information, Figure 50: Medium-density STM8AL313x/4x/6x and STM8AL3L4x/6x ordering information scheme. Added: Figure 43: LQFP48 marking example (package top view), Figure 46: LQFP32 marking example (package top view). Moved Section 10.5: Thermal characteristics to Section 10: Package information. 		

Table	69. Document revision	n history (continued)



IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2017 STMicroelectronics – All rights reserved



DocID18474 Rev 8