



#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Not For New Designs
Core Processor	STM8
Core Size	8-Bit
Speed	16MHz
Connectivity	I <sup>2</sup> C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number of I/O	29
Program Memory Size	16KB (16K × 8)
Program Memory Type	FLASH
EEPROM Size	1K x 8
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	1.65V ~ 3.6V
Data Converters	A/D 21x12b; D/A 1x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	32-LQFP
Supplier Device Package	32-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm8al3l46tay

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# List of tables

Table 1.	Device summary	. 2
Table 2.	Medium-density STM8AL313x/4x/6x and STM8AL3L4x/6x low-power device	
	features and peripheral counts	12
Table 3.	Timer feature comparison	21
Table 4.	Legend/abbreviation	28
Table 5.	Medium-density STM8AL313x/4x/6x and STM8AL3L4x/6x pin description	28
Table 6.	Flash and RAM boundary addresses	37
Table 7.	Factory conversion registers.	37
Table 8.	I/O port hardware register map	37
Table 9.	General hardware register map	38
Table 10.	CPU/SWIM/debug module/interrupt controller registers	51
Table 11.	Interrupt mapping	53
Table 12	Ontion byte addresses	55
Table 13	Ontion byte description	56
Table 14	Unique ID registers (96 hits)	58
Table 15	Voltage characteristics	60
Table 16		61
Table 10.		61
		61
	Conoral operating conditions	62
Table 19.	Embedded reset and newer centrel black characteristics	62
		02
		00
Table 22.		67
Table 23.	i otal current consumption and timing in low-power run mode	~~
<b>T</b> 11 04	at VDD = 1.65 V to 3.6 V	69
Table 24.	i otal current consumption in low-power wait mode	
<b>T</b> 11 05	at VDD = 1.65 V to 3.6 V	70
Table 25.	I otal current consumption and timing in active-halt mode	
<b>-</b>	at VDD = 1.65 V to 3.6 V	70
Table 26.	Typical current consumption in Active-halt mode, RTC clocked by LSE external crystal	72
Table 27.	I otal current consumption and timing in Halt mode at VDD = $1.65$ to $3.6$ V	72
Table 28.	Peripheral current consumption	73
Table 29.	Current consumption under external reset	74
Table 30.	HSE external clock characteristics	74
Table 31.	LSE external clock characteristics	74
Table 32.	HSE oscillator characteristics	75
Table 33.	LSE oscillator characteristics	76
Table 34.	HSI oscillator characteristics	77
Table 35.	LSI oscillator characteristics	78
Table 36.	RAM and hardware registers	79
Table 37.	Flash program memory/data EEPROM memory	79
Table 38.	Flash program memory	80
Table 39.	Data memory	80
Table 40.	I/O current injection susceptibility	81
Table 41.	I/O static characteristics	81
Table 42.	Output driving current (high sink ports)	85
Table 43.	Output driving current (true open drain ports).	85
Table 44.	Output driving current (PA0 with high sink LED driver capability)	85



# 1 Introduction

This document describes the features, pinout, mechanical data and ordering information of the medium-density STM8AL313x/4x/6x and STM8AL3L4x/6x devices (microcontrollers with up to 32-Kbyte Flash memory density). These devices are referred to as medium-density devices in STM8L051/L052 Value Line, STM8L151/L152, STM8L162, STM8AL31, STM8AL3L MCU lines reference manual (RM0031) and in STM8L and STM8AL Flash programming manual (PM0054).

For more details on the whole STMicroelectronics ultra-low-power family please refer to *Section 3: Functional overview on page 13.* 

For information on the debug module and SWIM (single wire interface module), refer to the STM8 SWIM communication protocol and debug module user manual (UM0470).

For information on the STM8 core, please refer to the STM8 CPU programming manual (PM0044).

*Note:* The medium-density devices provide the following benefits:

- Integrated system
  - Up to 32 Kbytes of medium-density embedded Flash program memory
  - 1 Kbytes of data EEPROM
  - Internal high speed and low-power low speed RC.
  - Embedded reset
- Ultra-low power consumption
  - 195  $\mu$ A/MHZ + 440  $\mu$ A (consumption)
  - 0.9 µA with LSI in Active-halt mode
  - Clock gated system and optimized power management
  - Capability to execute from RAM for Low power wait mode and Low power run mode
- Advanced features
  - Up to 16 MIPS at 16 MHz CPU clock frequency
  - Direct memory access (DMA) for memory-to-memory or peripheral-to-memory access.
- Short development cycles
  - Application scalability across a common family product architecture with compatible pinout, memory map and modular peripherals.
  - Wide choice of development tools

All devices offer 12-bit ADC, DAC, two comparators, Real-time clock three 16-bit timers, one 8-bit timer as well as standard communication interface such as SPI, I2C and USART. A 4x28-segment LCD is available on the medium-density STM8AL3Lxx line. *Table 2: Medium-density STM8AL313x/4x/6x and STM8AL3L4x/6x low-power device features and peripheral counts* and *Section 3: Functional overview* give an overview of the complete range of peripherals proposed in this family.

*Figure 1* shows the general block diagram of the device family.

# 2.1 Device overview

# Table 2. Medium-density STM8AL313x/4x/6x and STM8AL3L4x/6x low-power device features and peripheral counts

Features		STM8AL3xx6			STM8AL3xx8		
Flash (Kbyte)		8	16	32	8	16	32
Data EEPROM (	Kbyte)				2 4x28 <sup>(1)</sup> 1 (8-bit) 2 (16-bit) 1 (16-bit) 1 1 1 (16-bit) 1 1 (16-bit) 1 (16-bit) 1 (16-bit) 1 (16-bit) 2 (16-bit) 1 (16-bit) 2 (16-bit) 1 (16-bit) 2 (16-bit) 1 (16-bit) 2 (16-bit) 1 (16-bit) 2 (16-bit) 1 (16-bit) 2 (16-bit) 1 (16-bit) 2 (16-MHz and 32-kHz external oscillat (17-bit) 2 (16-MHz and 32-kHz external oscillat		
RAM-Kbyte			2			2	
Data EEPROM (Kbyte)       RAM-Kbyte       LCD       Timers     Basic       General purpose       Advanced control       Advanced control       I2C       USART       GPIOs       12-bit synchronized ADC (number of channels)       (2       12-Bit DAC		4x17 <sup>(1)</sup>			4x28 <sup>(1)</sup>		
	Basic		1 (8-bit)			1 (8-bit)	
Timers	General purpose		2 (16-bit)			2 (16-bit)	
Feat Flash (Kbyte) Data EEPROM (H RAM-Kbyte LCD Timers Communication interfaces GPIOs 12-bit synchroniz (number of chanr 12-Bit DAC (number of chanr Comparators CO Others CPU frequency Operating voltage Operating temper Packages	Advanced control		1 (16-bit)			1 (16-bit)	
	SPI		1			1	
Flash (Kbyte) Data EEPROM ( RAM-Kbyte LCD Timers Communication interfaces GPIOs 12-bit synchroniz (number of chan 12-Bit DAC (number of chan Comparators CC Others CPU frequency Operating voltag Operating tempe	I2C		1		1		
	USART	1			1		
GPIOs		30	) <sup>(2)(3)</sup> or 29 <sup>(1</sup>	1)(3)	41 <sup>(3)</sup>		
12-bit synchroniz (number of chan	-bit synchronized ADC 1 1 umber of channels) (22 <sup>(2)</sup> or 21 <sup>(1)</sup> ) (25)						
12-Bit DAC (number of chan	nels)		1 (1)		1 (1)		
Comparators CC	rators COMP1/COMP2 2 2						
Others RTC, window watchdog, independent watchdog, 16-MHz and 38-kHz internal RC, 1- to 16-MHz and 32-kHz extern			nal oscillator				
CPU frequency	y 16 MHz						
Operating voltag	e		1.8 V to 3	8.6 V (down to	1.65 V at po	wer down)	
Operating tempe	rature			40 to +85 °C/	-40 to +125 °	°C	
$\begin{array}{c c c c c c c c c c c c c c c c c c c $			) 5 mm)				

1. STM8AL3Lxx versions only

2. STM8AL31xx versions only

3. The number of GPIOs given in this table includes the NRST/PA1 pin but the application can use the NRST/PA1 pin as general purpose output only (PA1).



# 3 Functional overview



#### Figure 1. Medium-density STM8AL313x/4x/6x and STM8AL3L4x/6x device block diagram

 Legend: ADC (Analog-to-digital converter), BOR (Brownout reset), DMA (Direct memory access), DAC (Digital-to-analog converter), I<sup>2</sup>C (Inter-integrated circuit multimaster interface), IWDG (Independent watchdog), LCD (Liquid crystal display), POR/PDR (Power on reset / power down reset), RTC (Real-time clock), SPI (Serial peripheral interface), SWIM (Single wire interface module), USART (Universal synchronous asynchronous receiver transmitter), WWDG (Window watchdog).



# 3.2 Central processing unit STM8

### 3.2.1 Advanced STM8 core

The 8-bit STM8 core is designed for code efficiency and performance with an Harvard architecture and a 3-stage pipeline.

It contains six internal registers which are directly addressable in each execution context, 20 addressing modes including indexed indirect and relative addressing, and 80 instructions.

#### Architecture and registers

- Harvard architecture
- 3-stage pipeline
- 32-bit wide program memory bus single cycle fetching most instructions
- X and Y 16-bit index registers enabling indexed addressing modes with or without offset and read-modify-write type data manipulations
- 8-bit accumulator
- 24-bit program counter 16 Mbyte linear memory space
- 16-bit stack pointer access to a 64 Kbyte level stack
- 8-bit condition code register 7 condition flags for the result of the last instruction

#### Addressing

- 20 addressing modes
- Indexed indirect addressing mode for lookup tables located anywhere in the address space
- Stack pointer relative addressing mode for local variables and parameter passing

#### Instruction set

- 80 instructions with 2-byte average instruction size
- Standard data movement and logic/arithmetic functions
- 8-bit by 8-bit multiplication
- 16-bit by 8-bit and 16-bit by 16-bit division
- Bit manipulation
- Data transfer between stack and accumulator (push/pop) with direct stack access
- Data transfer using the X and Y registers or direct memory-to-memory transfers

## 3.2.2 Interrupt controller

The medium-density STM8AL313x/4x/6x and STM8AL3L4x/6x feature a nested vectored interrupt controller:

- Nested interrupts with 3 software priority levels
- 32 interrupt vectors with hardware priority
- Up to 40 external interrupt sources on 11 vectors
- Trap and reset interrupts



# 9 Electrical parameters

# 9.1 Parameter conditions

Unless otherwise specified, all voltages are referred to V<sub>SS</sub>.

### 9.1.1 Minimum and maximum values

Unless otherwise specified the minimum and maximum values are guaranteed in the worst conditions of ambient temperature, supply voltage and frequencies by tests in production on 100% of the devices with an ambient temperature at  $T_A = -40$  °C,  $T_A = 25$  °C, and  $T_A = T_A max$  (given by the selected temperature range).

Data based on characterization results, design simulation and/or technology characteristics are indicated in the table footnotes and are not tested in production.

#### 9.1.2 Typical values

Unless otherwise specified, typical data are based on  $T_A = 25 \text{ °C}$ ,  $V_{DD} = 3 \text{ V}$ . They are given only as design guidelines and are not tested.

Typical ADC and DAC accuracy values are determined by characterization of a batch of samples from a standard diffusion lot over the full temperature range.

## 9.1.3 Typical curves

Unless otherwise specified, all typical curves are given only as design guidelines and are not tested.

### 9.1.4 Loading capacitor

The loading conditions used for pin parameter measurement are shown in *Figure 10*.

Figure 10. Pin loading conditions





# 9.1.5 Pin input voltage

The input voltage measurement on a pin of the device is described in *Figure 11*.





# 9.2 Absolute maximum ratings

Stresses above the absolute maximum ratings listed in *Table 15: Voltage characteristics*, *Table 16: Current characteristics* and *Table 17: Thermal characteristics* may cause permanent damage to the device. These are stress ratings only and a functional operation of the device at these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect the device's reliability.

The device's mission profile (application conditions) is compliant with the JEDEC JESD47 qualification standard, extended mission profiles are available on demand.

Symbol	Ratings	Min	Мах	Unit
V <sub>DD</sub> - V <sub>SS</sub>	External supply voltage (including $V_{DDA}$ and $V_{DD2})^{\left(1\right)}$	- 0.3	4.0	
	Input voltage on true open-drain pins (PC0 and PC1)		V +40	
V <sub>IN</sub> <sup>(2)</sup>	Input voltage on five-volt tolerant (FT) pins (PA7 and PE0)	e on true open-drain pins (21) e on five-volt tolerant (FT) id PE0) e on 3.6 V tolerant (TT) pins 4.0	V	
	Input voltage on 3.6 V tolerant (TT) pins		4.0	
	Input voltage on any other pin	MinMaxU- 0.34.0VSS-0.3VDD+4.0VSS-0.34.04.04.0see Absolute maximum ratings (electrical sensitivity) on page 106		
V <sub>ESD</sub>	Electrostatic discharge voltage	see Absolut ratings (electri on pag	te maximum ical sensitivity) ge 106	V

#### Table 15. Voltage characteristics

1. All power (V<sub>DD1</sub>, V<sub>DD2</sub>, V<sub>DDA</sub>) and ground (V<sub>SS1</sub>, V<sub>SS2</sub>, V<sub>SSA</sub>) pins must always be connected to the external power supply.

2. V<sub>IN</sub> maximum must always be respected. Refer to *Table 16* for maximum allowed injected current values.



# 9.3 Operating conditions

Subject to general operating conditions for  $V_{DD}$  and  $T_A$ .

# 9.3.1 General operating conditions

Symbol	Parameter	C	onditions	Min	Мах	Unit
fsysclk <sup>(1)</sup>	System clock frequency	1.65 V ≤ V <sub>DD</sub> < 3.6 V		0	16	MHz
V <sub>DD</sub>	Standard operating voltage	-		1.65 <sup>(2)</sup>	3.6	V
V	Analog operating	ADC and DAC not used Must be at the same		1.65 <sup>(2)</sup>	3.6	V
♥ DDA	voltage	ADC and DAC potential as V <sub>DD</sub> ised		1.8	3.6	V
	Power dissipation at	LQFP48		-	288	
	$T_A$ = 85 °C for suffix A devices	LQFP32		-	288	
P <sub>D</sub> <sup>(3)</sup>		VFQFPN32		-	322	
	Power dissipation at	LQFP48		-	77	11100
	$T_A$ = 125 °C for suffix C	LQFP32		-	85	
devices		VFQFPN32		-	80	
т		$1.65 \text{ V} \le \text{V}_{\text{DD}} < 3.6 \text{ V} (\text{A suffix version})$		-40	85	°C
'A	remperature range	$1.65 \text{ V} \le \text{V}_{\text{DD}} < 3.6 \text{ V} (\text{C suffix version})$		-40	125	
т	Junction temperature	-40 °C (A su	c ≤ T <sub>A</sub> < 85 °C uffix version)	-40	105	°C
1.1	range	-40 °C ≤ T <sub>A</sub> < 125 °C (C suffix version)		-40	130	°C

# Table 19. General operating conditions

1. f<sub>SYSCLK</sub> = f<sub>CPU</sub>

2. 1.8 V at power-up, 1.65 V at power-down if BOR is disabled

3. To calculate  $P_{Dmax}(T_A)$ , use the formula  $P_{Dmax}=(T_{Jmax} - T_A)/\Theta_{JA}$  with  $T_{Jmax}$  in this table and  $\Theta_{JA}$  in "Thermal characteristics" table.

# 9.3.2 Embedded reset and power control block characteristics

### Table 20. Embedded reset and power control block characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
t	V <sub>DD</sub> rise time rate	BOR detector enabled	0 <sup>(1)</sup>	-	<sub>∞</sub> (1)	us/\/	
۷DD	V <sub>DD</sub> fall time rate	BOR detector enabled	20 <sup>(1)</sup>	-	<sub>∞</sub> (1)	μο, ν	
t <sub>TEMP</sub>	Reset release delay	$V_{\text{DD}}$ rising	-	3	-	ms	





Figure 12. POR/BOR thresholds



#### HSE crystal/ceramic resonator oscillator

The HSE clock can be supplied with a 1 to 16 MHz crystal/ceramic resonator oscillator. All the information given in this paragraph is based on characterization results with specified typical external components. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details (frequency, package, accuracy...).

Symbol	Parameter	Conditions	Min	Тур	Мах	Unit	
f <sub>HSE</sub>	High speed external oscillator frequency	-	1	-	16	MHz	
R <sub>F</sub>	Feedback resistor	-	-	200	-	kΩ	
C <sup>(1)</sup>	Recommended load capacitance (2)	-	-	20	-	pF	
I	HSE oscillator power consumption	C = 20 pF, f <sub>OSC</sub> = 16 MHz	-	-	2.5 (startup) 0.7 (stabilized) <sup>(3)</sup>	mΑ	
I <sub>DD(HSE)</sub>		C = 10 pF, f <sub>OSC</sub> =16 MHz	-	-	2.5 (startup) 0.46 (stabilized) <sup>(3)</sup>	mA	
9 <sub>m</sub>	Oscillator transconductance	-	3.5 <sup>(3)</sup>	-	-	mA/V	
$t_{SU(HSE)}^{(4)}$	Startup time	$V_{\text{DD}}$ is stabilized	-	1	_	ms	

	Table 32	2. HSE o	scillator	characteristics
--	----------	----------	-----------	-----------------

1.  $C=C_{L1}=C_{L2}$  is approximately equivalent to 2 x crystal  $C_{LOAD}$ .

2. The oscillator selection can be optimized in terms of supply current using a high quality resonator with small R<sub>m</sub> value. Refer to crystal manufacturer for more details

3. Guaranteed by design.

t<sub>SU(HSE)</sub> is the startup time measured from the moment it is enabled (by software) to a stabilized 16 MHz oscillation. This value is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer.



#### Figure 15. HSE oscillator circuit diagram

HSE oscillator critical g<sub>m</sub> formula

 $g_{mcrit} = (2 \times \Pi \times f_{HSE})^2 \times R_m (2Co + C)^2$ 



Symbol	Parameter	Conditions <sup>(1)</sup>	Min	Тур	Мах	Unit	
R <sub>PU</sub>	Weak pull-up equivalent resistor <sup>(5)</sup>	V <sub>IN</sub> = V <sub>SS</sub>	30 <sup>(6)</sup>	45	60 <sup>(6)</sup>	kΩ	
C <sub>IO</sub>	I/O pin capacitance	-	-	5	-	pF	

Table 41. I/O static characteristics (continued)

1.  $V_{DD}$  = 3.0 V,  $T_A$  = -40 to 125 °C unless otherwise specified.

2. If  $V_{IH}$  maximum cannot be respected, the injection current must be limited externally to  $I_{INJ(PIN)}$  maximum.

3. Hysteresis voltage between Schmitt trigger switching levels. Based on characterization results, not tested.

4. The max. value may be exceeded if negative current is injected on adjacent pins.

 R<sub>PU</sub> pull-up equivalent resistor based on a resistive transistor (corresponding I<sub>PU</sub> current characteristics described in Figure 22).

6. Data not tested in production.



Figure 19. Typical  $V_{IL}$  and  $V_{IH}\,vs\,V_{DD}$  (high sink I/Os)



#### **Output driving current**

Subject to general operating conditions for  $V_{DD}$  and  $T_A$  unless otherwise specified.

I/O Туре	Symbol	Parameter	Conditions	Min	Max	Unit
			I <sub>IO</sub> = +2 mA, V <sub>DD</sub> = 3.0 V	-	0.45	
	V <sub>OL</sub> <sup>(1)</sup>	Output low level voltage for an I/O pin	I <sub>IO</sub> = +2 mA, V <sub>DD</sub> = 1.8 V	-	0.45	V
ı sink			I <sub>IO</sub> = +10 mA, V <sub>DD</sub> = 3.0 V	-	0.7	
High	V <sub>OH</sub> <sup>(2)</sup>		I <sub>IO</sub> = -2 mA, V <sub>DD</sub> = 3.0 V	V <sub>DD</sub> -0.45	-	
		Output high level voltage for an I/O pin	I <sub>IO</sub> = -1 mA, V <sub>DD</sub> = 1.8 V	V <sub>DD</sub> -0.45	-	V
			I <sub>IO</sub> = -10 mA, V <sub>DD</sub> = 3.0 V	V <sub>DD</sub> -0.7	-	

Table 42. Output unving current (ingli sink ports)	Table 42.	Output driving	current (high	sink ports)
--	-----------	----------------	---------------	-------------

1. The I<sub>IO</sub> current sunk must always respect the absolute maximum rating specified in *Table 16* and the sum of I<sub>IO</sub> (I/O ports and control pins) must not exceed I<sub>VSS</sub>.

2. The I<sub>IO</sub> current sourced must always respect the absolute maximum rating specified in *Table 16* and the sum of I<sub>IO</sub> (I/O ports and control pins) must not exceed I<sub>VDD</sub>.

l/O Type	Symbol	Parameter	Conditions	Min	Мах	Unit
	Output low lovel veltage for an I/O pin	I <sub>IO</sub> = +3 mA, V <sub>DD</sub> = 3.0 V	-	0.45	V	
Open	VOL V	Output low level voltage for an I/O pin	I <sub>IO</sub> = +1 mA, V <sub>DD</sub> = 1.8 V	-	0.45	v

#### Table 43. Output driving current (true open drain ports)

1. The I<sub>IO</sub> current sunk must always respect the absolute maximum rating specified in *Table 16* and the sum of I<sub>IO</sub> (I/O ports and control pins) must not exceed I<sub>VSS</sub>.

Table 44. Output driving	g current (	(PA0 with	high sink LE	D driver capab	ility)
		1			

l/O Type	Symbol	Parameter	Conditions	Min	Max	Unit
IR	V <sub>OL</sub> <sup>(1)</sup>	Output low level voltage for an I/O pin	I <sub>IO</sub> = +20 mA, V <sub>DD</sub> = 2.0 V	-	0.45	V

1. The I<sub>IO</sub> current sunk must always respect the absolute maximum rating specified in *Table 16* and the sum of I<sub>IO</sub> (I/O ports and control pins) must not exceed I<sub>VSS</sub>.





Figure 34. SPI1 timing diagram - master mode<sup>(1)</sup>

1. Measurement points are done at CMOS levels: 0.3  $V_{DD}$  and 0.7  $V_{DD}$ .

# I<sup>2</sup>C - Inter IC control interface

Subject to general operating conditions for  $V_{DD}$ ,  $f_{SYSCLK}$ , and  $T_A$  unless otherwise specified.

The STM8AL I<sup>2</sup>C interface (I2C1) meets the requirements of the Standard I<sup>2</sup>C communication protocol described in the following table with the restriction mentioned below:

Refer to I/O port characteristics for more details on the input/output alternate function characteristics (SDA and SCL).

Symbol	Parameter	Standard mode I <sup>2</sup> C		Fast mode I <sup>2</sup> C <sup>(1)</sup>		Unit
		Min <sup>(2)</sup>	Max <sup>(2)</sup>	Min <sup>(2)</sup>	Max <sup>(2)</sup>	
t <sub>w(SCLL)</sub>	SCL clock low time	4.7	-	1.3	-	116
t <sub>w(SCLH)</sub>	SCL clock high time	4.0	-	0.6	-	μο

#### Table 47. I<sup>2</sup>C characteristics



In the following three tables, data are guaranteed by characterization result, not tested in production.

Symbol	Parameter	Conditions	Тур.	Max <sup>(1)</sup>	Unit
		f <sub>ADC</sub> = 16 MHz	1	1.6	
DNL	Differential non linearity	f <sub>ADC</sub> = 8 MHz	1	1.6	
		f <sub>ADC</sub> = 4 MHz	1	1.5	
		f <sub>ADC</sub> = 16 MHz	1.2	2	
INL	Integral non linearity	f <sub>ADC</sub> = 8 MHz	1.2	1.8	LSB
		f <sub>ADC</sub> = 4 MHz	1.2	1.7	
TUE	Total unadjusted error	f <sub>ADC</sub> = 16 MHz	2.2	3.0	
		f <sub>ADC</sub> = 8 MHz	1.8	2.5	
		f <sub>ADC</sub> = 4 MHz	1.8	2.3	
		f <sub>ADC</sub> = 16 MHz	1.5	2	
Offset	Offset error	f <sub>ADC</sub> = 8 MHz	1	1.5	
		f <sub>ADC</sub> = 4 MHz	0.7	1.2	
Gain		f <sub>ADC</sub> = 16 MHz			LOD
	Gain error	f <sub>ADC</sub> = 8 MHz	1	1.5	
		f <sub>ADC</sub> = 4 MHz			

Table 57. ADC1 accuracy with V<sub>DDA</sub> = 2.5 V to 3.3 V

1. Not tested in production.

Symbol	Parameter	Тур.	Max <sup>(1)</sup>	Unit
DNL	Differential non linearity	1	2	
INL	Integral non linearity	1.7	3	
TUE	Total unadjusted error	2	4	LSB
Offset	Offset error	1	2	
Gain	Gain error	1.5	3	

1. Not tested in production.



### **Electromagnetic interference (EMI)**

Based on a simple application running on the product (toggling two LEDs through the I/O ports), the product is monitored in terms of emission. This emission test is in line with the norm IEC61967-2 which specifies the board and the loading of each pin.

Symbol Paran	Devenuetor	Conditions	Monitored	Max vs.	Unit	
	Farameter	f	frequency band	16 MHz	Unit	
S <sub>EMI</sub> Peak level		V <sub>DD</sub> = 3.6 V,	0.1 MHz to 30 MHz	-3		
	T <sub>A</sub> = +25 °С,	30 MHz to 130 MHz	9	dBµV		
	Peak level	conforming to	130 MHz to 1 GHz	4		
		IEC61967-2	EMI Level	2	-	

Гable	62.	EMI	data	(1)
-------	-----	-----	------	-----

1. Not tested in production.

### Absolute maximum ratings (electrical sensitivity)

Based on two different tests (ESD and LU) using specific measurement methods, the product is stressed in order to determine its performance in terms of electrical sensitivity. For more details, refer to the application note AN1181.

### Electrostatic discharge (ESD)

Electrostatic discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device (3 parts\*(n+1) supply pin). Two models can be simulated: human body model and charge device model. This test conforms to the ANSI/ESDA/JEDEC JS-001, JESD22-A115 and ANSI/ESD S5.3.1.

Table 63. ESD abso	lute maximum ratings
--------------------	----------------------

Symbol	Ratings	Conditions	Class	Maximum value <sup>(1)</sup>	Unit
V <sub>ESD(HBM)</sub>	Electrostatic discharge voltage (human body model)	T <sub>A</sub> = +25 °C, conforming to ANSI/ESDA/ JEDEC JS-001	2	2000	
V <sub>ESD(CDM)</sub>	Electrostatic discharge voltage (charge device model)	T <sub>A</sub> = +25 °C, conforming to ANSI/ESD S5.3.1	C4B	500	V
V <sub>ESD(MM)</sub>	Electrostatic discharge voltage (Machine model)	T <sub>A</sub> = +25 °C, conforming to JESD22-A115	M2	200	

1. Guaranteed by characterization results.



#### **Device marking**

The following figure gives an example of topside marking orientation versus pin 1 identifier location.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.





 Parts marked as "ES" or "E" are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences resulting from such use. In no event will ST be liable for the customer using any of these engineering samples in production. ST's Quality department must be contacted prior to any decision to use these engineering samples to run a qualification activity.



# **10.4 VFQFPN32** package information

Figure 47. VFQFPN32 - 32-pin, 5x5 mm, 0.5 mm pitch very thin profile fine pitch quad flat package outline



1. Drawing is not to scale.

2. There is an exposed die pad on the underside of the VQFPN package. It is recommended to connect and solder this backside pad to the PCB ground.



#### **Device marking**

The following figure gives an example of topside marking orientation versus pin 1 identifier location.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.





 Parts marked as "ES" or "E" are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences resulting from such use. In no event will ST be liable for the customer using any of these engineering samples in production. ST's Quality department must be contacted prior to any decision to use these engineering samples to run a qualification activity.



# **10.5** Thermal characteristics

The maximum chip junction temperature  $(T_{Jmax})$  must never exceed the values given in *Table 19: General operating conditions*.

The maximum chip-junction temperature,  $T_{Jmax}$ , in degree Celsius, may be calculated using the following equation:

$$T_{Jmax} = T_{Amax} + (P_{Dmax} \times \Theta_{JA})$$

Where:

- T<sub>Amax</sub> is the maximum ambient temperature in °C
- $\Theta_{JA}$  is the package junction-to-ambient thermal resistance in °C/W
- P<sub>Dmax</sub> is the sum of P<sub>INTmax</sub> and P<sub>I/Omax</sub> (P<sub>Dmax</sub> = P<sub>INTmax</sub> + P<sub>I/Omax</sub>)
- P<sub>INTmax</sub> is the product of I<sub>DD</sub> and V<sub>DD</sub>, expressed in Watts. This is the maximum chip internal power.
- P<sub>I/Omax</sub> represents the maximum power dissipation on output pins Where:

 $\mathsf{P}_{\text{I/Omax}} = \Sigma(\mathsf{V}_{\text{OL}}{}^*\mathsf{I}_{\text{OL}}) + \Sigma((\mathsf{V}_{\text{DD}}{}^-\mathsf{V}_{\text{OH}}){}^*\mathsf{I}_{\text{OH}}),$ 

taking into account the actual  $V_{OL}/I_{OL}$  and  $V_{OH}/I_{OH}$  of the I/Os at low and high level in the application.

Symbol	Parameter	Value	Unit
	Thermal resistance junction-ambient LQFP48- 7 x 7 mm	65	
$\Theta_{JA}$	Thermal resistance junction-ambient LQFP32 - 7 x 7 mm	59	°C/W
	Thermal resistance junction-ambient VFQFPN32 - 5 x 5 mm	62	

### Table 68. Thermal characteristics<sup>(1)</sup>

1. Thermal resistances are based on JEDEC JESD51-2 with 4-layer PCB in a natural convection environment.



#### IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2017 STMicroelectronics – All rights reserved



DocID18474 Rev 8