



Welcome to E-XFL.COM

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Not For New Designs
Core Processor	STM8
Core Size	8-Bit
Speed	16MHz
Connectivity	I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number of I/O	41
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	1K x 8
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	1.65V ~ 3.6V
Data Converters	A/D 25x12b; D/A 1x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	48-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm8al3l48tcy

Contents

1	Introduction	10
2	Description	11
2.1	Device overview	12
3	Functional overview	13
3.1	Low-power modes	14
3.2	Central processing unit STM8	15
3.2.1	Advanced STM8 core	15
3.2.2	Interrupt controller	15
3.3	Reset and supply management	16
3.3.1	Power supply scheme	16
3.3.2	Power supply supervisor	16
3.3.3	Voltage regulator	17
3.4	Clock management	17
3.5	Low power real-time clock	18
3.6	LCD (Liquid crystal display)	19
3.7	Memories	19
3.8	DMA	19
3.9	Analog-to-digital converter	19
3.10	Digital-to-analog converter (DAC)	20
3.11	Ultra-low-power comparators	20
3.12	System configuration controller and routing interface	20
3.13	Timers	21
3.13.1	TIM1 - 16-bit advanced control timer	21
3.13.2	16-bit general purpose timers	21
3.13.3	8-bit basic timer	22
3.14	Watchdog timers	22
3.14.1	Window watchdog timer	22
3.14.2	Independent watchdog timer	22
3.15	Beeper	22
3.16	Communication interfaces	22

	9.3.10	Embedded reference voltage	93
	9.3.11	Temperature sensor	94
	9.3.12	Comparator characteristics	95
	9.3.13	12-bit DAC characteristics	96
	9.3.14	12-bit ADC1 characteristics	98
	9.3.15	EMC characteristics	105
10		Package information	108
	10.1	ECOPACK	108
	10.2	LQFP48 package information	108
	10.3	LQFP32 package information	111
	10.4	VFQFPN32 package information	114
	10.5	Thermal characteristics	118
11		Device ordering information	119
12		Revision history	120

Figure 48. VFQFPN32 - 32-pin, 5x5 mm, 0.5 mm pitch very thin profile fine pitch quad
flat package recommended footprint 116

Figure 49. VFQFPN32 marking example (package top view) 117

Figure 50. Medium-density STM8AL313x/4x/6x and STM8AL3L4x/6x
ordering information scheme 119

3.13 Timers

The medium-density STM8AL313x/4x/6x and STM8AL3L4x/6x devices contain one advanced control timer (TIM1), two 16-bit general purpose timers (TIM2 and TIM3) and one 8-bit basic timer (TIM4).

All the timers can be served by DMA1.

[Table 3](#) compares the features of the advanced control, general-purpose and basic timers.

Table 3. Timer feature comparison

Timer	Counter resolution	Counter type	Prescaler factor	DMA1 request generation	Capture/compare channels	Complementary outputs
TIM1	16-bit	up/down	Any integer from 1 to 65536	Yes	3 + 1	3
TIM2			Any power of 2 from 1 to 128		2	None
TIM3						
TIM4	8-bit	up	Any power of 2 from 1 to 32768		0	

3.13.1 TIM1 - 16-bit advanced control timer

This is a high-end timer designed for a wide range of control applications. With its complementary outputs, dead-time control and center-aligned PWM capability, the field of applications is extended to motor control, lighting and half-bridge driver.

- 16-bit up, down and up/down auto reload counter with 16-bit prescaler
- Three independent capture/compare channels (CAPCOM) configurable as input capture, output compare, PWM generation (edge and center aligned mode) and single pulse mode output.
- One additional capture/compare channel which is not connected to an external I/O
- Synchronization module to control the timer with external signals
- Break input to force timer outputs into a defined state
- Three complementary outputs with adjustable dead time
- Encoder mode
- Interrupt capability on various events (capture, compare, overflow, break, trigger)

3.13.2 16-bit general purpose timers

- 16-bit auto reload (AR) up/down-counter
- 7-bit prescaler adjustable to fixed power of 2 ratios (1...128)
- Two individually configurable capture/compare channels
- PWM mode
- Interrupt capability on various events (capture, compare, overflow, break, trigger)
- Synchronization with other timers or external signals (external clock, reset, trigger and enable)

Figure 5. STM8AL31x6T 32-pin pinout (without LCD)




Figure 6. STM8AL3Lx6T 32-pin pinout (with LCD)




Table 9. General hardware register map (continued)

Address	Block	Register label	Register name	Reset status
0x00 52E0	TIM4	TIM4_CR1	TIM4 control register 1	0x00
0x00 52E1		TIM4_CR2	TIM4 control register 2	0x00
0x00 52E2		TIM4_SMCR	TIM4 slave mode control register	0x00
0x00 52E3		TIM4_DER	TIM4 DMA1 request enable register	0x00
0x00 52E4		TIM4_IER	TIM4 interrupt enable register	0x00
0x00 52E5		TIM4_SR1	TIM4 status register 1	0x00
0x00 52E6		TIM4_EGR	TIM4 event generation register	0x00
0x00 52E7		TIM4_CNTR	TIM4 counter	0x00
0x00 52E8		TIM4_PSCR	TIM4 prescaler register	0x00
0x00 52E9		TIM4_ARR	TIM4 auto-reload register	0x00
0x00 52EA to 0x00 52FE	Reserved area (21 bytes)			
0x00 52FF	IRTIM	IR_CR	Infrared control register	0x00
0x00 5300 to 0x00 533F	Reserved area (64 bytes)			
0x00 5340	ADC1	ADC1_CR1	ADC1 configuration register 1	0x00
0x00 5341		ADC1_CR2	ADC1 configuration register 2	0x00
0x00 5342		ADC1_CR3	ADC1 configuration register 3	0x1F
0x00 5343		ADC1_SR	ADC1 status register	0x00
0x00 5344		ADC1_DRH	ADC1 data register high	0x00
0x00 5345		ADC1_DRL	ADC1 data register low	0x00
0x00 5346		ADC1_HTRH	ADC1 high threshold register high	0x0F
0x00 5347		ADC1_HTRL	ADC1 high threshold register low	0xFF
0x00 5348		ADC1_LTRH	ADC1 low threshold register high	0x00
0x00 5349		ADC1_LTRL	ADC1 low threshold register low	0x00
0x00 534A		ADC1_SQR1	ADC1 channel sequence 1 register	0x00
0x00 534B		ADC1_SQR2	ADC1 channel sequence 2 register	0x00
0x00 534C		ADC1_SQR3	ADC1 channel sequence 3 register	0x00
0x00 534D		ADC1_SQR4	ADC1 channel sequence 4 register	0x00
0x00 534E		ADC1_TRIGR1	ADC1 trigger disable 1	0x00
0x00 534F		ADC1_TRIGR2	ADC1 trigger disable 2	0x00
0x00 5350		ADC1_TRIGR3	ADC1 trigger disable 3	0x00
0x00 5351		ADC1_TRIGR4	ADC1 trigger disable 4	0x00

Table 9. General hardware register map (continued)

Address	Block	Register label	Register name	Reset status
0x00 540C	LCD	LCD_RAM0	LCD display memory 0	0x00
0x00 540D		LCD_RAM1	LCD display memory 1	0x00
0x00 540E		LCD_RAM2	LCD display memory 2	0x00
0x00 540F		LCD_RAM3	LCD display memory 3	0x00
0x00 5410		LCD_RAM4	LCD display memory 4	0x00
0x00 5411		LCD_RAM5	LCD display memory 5	0x00
0x00 5412		LCD_RAM6	LCD display memory 6	0x00
0x00 5413		LCD_RAM7	LCD display memory 7	0x00
0x00 5414		LCD_RAM8	LCD display memory 8	0x00
0x00 5415		LCD_RAM9	LCD display memory 9	0x00
0x00 5416		LCD_RAM10	LCD display memory 10	0x00
0x00 5417		LCD_RAM11	LCD display memory 11	0x00
0x00 5418		LCD_RAM12	LCD display memory 12	0x00
0x00 5419		LCD_RAM13	LCD display memory 13	0x00
0x00 541A to 0x00 542F	Reserved area (22 bytes)			
0x00 5430	RI	Reserved area (1 byte)		0x00
0x00 5431		RI_ICR1	Timer input capture routing register 1	0x00
0x00 5432		RI_ICR2	Timer input capture routing register 2	0x00
0x00 5433		RI_IOIR1	I/O input register 1	undefined
0x00 5434		RI_IOIR2	I/O input register 2	undefined
0x00 5435		RI_IOIR3	I/O input register 3	undefined
0x00 5436		RI_IOC MR1	I/O control mode register 1	0x00
0x00 5437		RI_IOC MR2	I/O control mode register 2	0x00
0x00 5438		RI_IOC MR3	I/O control mode register 3	0x00
0x00 5439		RI_IOSR1	I/O switch register 1	0x00
0x00 543A		RI_IOSR2	I/O switch register 2	0x00
0x00 543B		RI_IOSR3	I/O switch register 3	0x00
0x00 543C		RI_IOGCR	I/O group control register	0x3F
0x00 543D		RI_ASCR1	Analog switch register 1	0x00
0x00 543E		RI_ASCR2	Analog switch register 2	0x00
0x00 543F		RI_RCR	Resistor control register 1	0x00

Table 13. Option byte description (continued)

Option byte no.	Option description
OPT5	BOR_ON: 0: Brownout reset off 1: Brownout reset on
	BOR_TH[3:1]: Brownout reset thresholds. Refer to Table 20 for details on the thresholds according to the value of BOR_TH bits.
OPTBL	OPTBL[15:0]: This option is checked by the boot ROM code after reset. Depending on the content of addresses 0x00 480B, 0x00 480C and 0x8000 (reset vector) the CPU jumps to the bootloader or to the reset vector. Refer to the UM0560 bootloader user manual for more details.

Figure 12. POR/BOR thresholds





Table 21. Total current consumption in Run mode (continued)

Symbol	Parameter	Conditions			Typ	Max	Unit
$I_{DD(RUN)}$	Supply current in Run mode	All peripherals OFF, code executed from Flash, V_{DD} from 1.65 V to 3.6 V	HSI RC osc. ⁽⁵⁾	$f_{CPU} = 125 \text{ kHz}$	0.45	0.60 ⁽³⁾	mA
				$f_{CPU} = 1 \text{ MHz}$	0.60	0.85 ⁽³⁾	
				$f_{CPU} = 4 \text{ MHz}$	1.10	1.45 ⁽³⁾	
				$f_{CPU} = 8 \text{ MHz}$	1.90	2.40 ⁽³⁾	
				$f_{CPU} = 16 \text{ MHz}$	3.80	4.90	
			HSE external clock ($f_{CPU}=f_{HSE}$) ⁽⁴⁾	$f_{CPU} = 125 \text{ kHz}$	0.30	0.45 ⁽³⁾	mA
				$f_{CPU} = 1 \text{ MHz}$	0.40	0.55 ⁽³⁾	
				$f_{CPU} = 4 \text{ MHz}$	1.15	1.50 ⁽³⁾	
				$f_{CPU} = 8 \text{ MHz}$	2.15	2.75 ⁽³⁾	
				$f_{CPU} = 16 \text{ MHz}$	4.00	4.75 ⁽³⁾	
			LSI RC osc.	$f_{CPU} = f_{LSI}$	100	150 ⁽³⁾	μA
			LSE external clock (32.768 kHz) ⁽⁶⁾	$f_{CPU} = f_{LSE}$	100	120 ⁽³⁾	

- CPU executing typical data processing
- The run from RAM consumption can be approximated with the linear formula:
 $I_{DD}(\text{run_from_RAM}) = \text{Freq} * 90 \mu\text{A/MHz} + 400 \mu\text{A}$
- Guaranteed by characterization results.
- Oscillator bypassed (HSEBYP = 1 in CLK_ECKCR). When configured for external crystal, the HSE consumption ($I_{DD \text{ HSE}}$) must be added. Refer to [Table 32](#).
- The run from Flash consumption can be approximated with the linear formula:
 $I_{DD}(\text{run_from_Flash}) = \text{Freq} * 195 \mu\text{A/MHz} + 440 \mu\text{A}$
- Oscillator bypassed (LSEBYP = 1 in CLK_ECKCR). When configured for external crystal, the LSE consumption ($I_{DD \text{ LSE}}$) must be added. Refer to [Table 33](#).

Figure 13. Typ. $I_{DD(RUN)}$ vs. V_{DD} , $f_{CPU} = 16 \text{ MHz}^{(1)}$ 

ai18213b

1. Typical current consumption measured with code executed from RAM.

Table 22. Total current consumption in Wait mode

Symbol	Parameter	Conditions ⁽¹⁾			Typ	Max	Unit
$I_{DD(Wait)}$	Supply current in Wait mode	CPU not clocked, all peripherals OFF, code executed from RAM with Flash in I_{DDQ} mode, ⁽²⁾ V_{DD} from 1.65 V to 3.6 V	HSI	$f_{CPU} = 125 \text{ kHz}$	0.35	0.45 ⁽³⁾	mA
				$f_{CPU} = 1 \text{ MHz}$	0.35	0.50 ⁽³⁾	
				$f_{CPU} = 4 \text{ MHz}$	0.40	0.60 ⁽³⁾	
				$f_{CPU} = 8 \text{ MHz}$	0.50	0.60 ⁽³⁾	
				$f_{CPU} = 16 \text{ MHz}$	0.70	0.85	
			HSE external clock ($f_{CPU}=f_{HSE}$) ⁽⁴⁾	$f_{CPU} = 125 \text{ kHz}$	0.05	0.10 ⁽³⁾	
				$f_{CPU} = 1 \text{ MHz}$	0.10	0.20 ⁽³⁾	
				$f_{CPU} = 4 \text{ MHz}$	0.20	0.40 ⁽³⁾	
				$f_{CPU} = 8 \text{ MHz}$	0.40	0.65 ⁽³⁾	
				$f_{CPU} = 16 \text{ MHz}$	0.76	1.15 ⁽³⁾	
			LSI	$f_{CPU} = f_{LSI}$	0.06	0.08 ⁽³⁾	
			LSE ⁽⁵⁾ external clock (32.768 kHz)	$f_{CPU} = f_{LSE}$	0.05	0.07 ⁽³⁾	

Note: R_m : Motional resistance (see crystal specification), L_m : Motional inductance (see crystal specification), C_m : Motional capacitance (see crystal specification), C_o : Shunt capacitance (see crystal specification), $C_{L1}=C_{L2}=C$: Grounded external capacitance
 $g_m \gg g_{mcrit}$

LSE crystal/ceramic resonator oscillator

The LSE clock can be supplied with a 32.768 kHz crystal/ceramic resonator oscillator. All the information given in this paragraph is based on characterization results with specified typical external components. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details (frequency, package, accuracy...).

Table 33. LSE oscillator characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
f_{LSE}	Low speed external oscillator frequency	-	-	32.768	-	kHz
R_F	Feedback resistor	$\Delta V = 200 \text{ mV}$	-	1.2	-	M Ω
$C^{(1)}$	Recommended load capacitance ⁽²⁾	-	-	8	-	pF
$I_{DD(LSE)}$	LSE oscillator power consumption	-	-	-	1.4 ⁽³⁾	μA
		$V_{DD} = 1.8 \text{ V}$	-	450	-	nA
		$V_{DD} = 3 \text{ V}$	-	600	-	
		$V_{DD} = 3.6 \text{ V}$	-	750	-	
g_m	Oscillator transconductance	-	3 ⁽³⁾	-	-	$\mu\text{A/V}$
$t_{SU(LSE)}^{(4)}$	Startup time	V_{DD} is stabilized	-	1	-	s

1. $C=C_{L1}=C_{L2}$ is approximately equivalent to 2 x crystal C_{LOAD} .
2. The oscillator selection can be optimized in terms of supply current using a high quality resonator with a small R_m value. Refer to crystal manufacturer for more details.
3. Guaranteed by design.
4. $t_{SU(LSE)}$ is the startup time measured from the moment it is enabled (by software) to a stabilized 32.768 kHz oscillation. This value is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer.

Table 38. Flash program memory

Symbol	Parameter	Conditions	Min	Max	Unit
T_{WE}	Temperature for writing and erasing	-	-40	125	°C
N_{WE}	Flash program memory endurance (erase/write cycles) ⁽¹⁾	$T_A = 25\text{ °C}$	1000	-	cycles
t_{RET}	Data retention time	$T_A = 25\text{ °C}$	40	-	years
		$T_A = 55\text{ °C}$	20	-	

1. The physical granularity of the memory is four bytes, so cycling is performed on four bytes even when a write/erase operation addresses a single byte.

Data memory

Table 39. Data memory

Symbol	Parameter	Conditions	Min	Max	Unit
T_{WE}	Temperature for writing and erasing	-	-40	125	°C
N_{WE}	Data memory endurance (erase/write cycles) ⁽¹⁾	$T_A = 25\text{ °C}$	300 k	-	cycles
		$T_A = -40\text{ to }125\text{ °C}$	100 k ⁽²⁾	-	
t_{RET}	Data retention time	$T_A = 25\text{ °C}$	40 ⁽²⁾⁽³⁾	-	years
		$T_A = 55\text{ °C}$	20 ⁽²⁾⁽³⁾	-	

1. The physical granularity of the memory is four bytes, so cycling is performed on four bytes even when a write/erase operation addresses a single byte.
2. More information on the relationship between data retention time and number of write/erase cycles is available in a separate technical document.
3. Retention time for 256B of data memory after up to 1000 cycles at 125 °C.

9.3.6 I/O current injection characteristics

As a general rule, current injection to the I/O pins, due to external voltage below V_{SS} or above V_{DD} (for standard pins) should be avoided during normal product operation. However, in order to give an indication of the robustness of the microcontroller in cases when abnormal injection accidentally happens, susceptibility tests are performed on a sample basis during device characterization.

Functional susceptibility to I/O current injection

While a simple application is executed on the device, the device is stressed by injecting current into the I/O pins programmed in floating input mode. While current is injected into the I/O pin, one at a time, the device is checked for functional failures.

The failure is indicated by an out of range parameter: ADC error, out of spec current injection on adjacent pins or other functional failure (for example reset, oscillator frequency deviation, LCD levels, etc.).

The test results are given in the following table.

NRST pin

Subject to general operating conditions for V_{DD} and T_A unless otherwise specified.


Table 45. NRST pin characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V _{IL(NRST)}	NRST input low level voltage	-	V _{SS} ⁽¹⁾	-	0.8 ⁽¹⁾	V
V _{IH(NRST)}	NRST input high level voltage	-	1.4 ⁽¹⁾	-	V _{DD} ⁽¹⁾	
V _{OL(NRST)}	NRST output low level voltage	I _{OL} = 2 mA for 2.7 V ≤ V _{DD} ≤ 3.6 V	-	-	0.4 ⁽¹⁾	
		I _{OL} = 1.5 mA for V _{DD} < 2.7 V	-	-		
V _{HYST}	NRST input hysteresis	-	10%V _{DD} ⁽²⁾⁽³⁾	-	-	mV
R _{PU(NRST)}	NRST pull-up equivalent resistor	-	30 ⁽¹⁾	45	60 ⁽¹⁾	kΩ
V _{F(NRST)}	NRST input filtered pulse	-	-	-	50 ⁽³⁾	ns
V _{NF(NRST)}	NRST input not filtered pulse	-	300 ⁽³⁾	-	-	

1. Guaranteed by characterization results.

2. 200 mV min.

3. Guaranteed by design.

Figure 29. Typical NRST pull-up resistance R_{PU} vs V_{DD} 

9.3.8 Communication interfaces


SPI1 - Serial peripheral interface

Unless otherwise specified, the parameters given in [Table 46](#) are derived from tests performed under ambient temperature, f_{SYSCLK} frequency and V_{DD} supply voltage conditions summarized in [Section 9.3.1](#). Refer to I/O port characteristics for more details on the input/output alternate function characteristics (NSS, SCK, MOSI, MISO).

Table 46. SPI1 characteristics

Symbol	Parameter	Conditions ⁽¹⁾	Min	Max	Unit
f_{SCK} $1/t_{\text{c(SCK)}}$	SPI1 clock frequency	Master mode	0	8	MHz
		Slave mode	0	8	
$t_{\text{r(SCK)}}$ $t_{\text{f(SCK)}}$	SPI1 clock rise and fall time	Capacitive load: C = 30 pF	-	30	ns
$t_{\text{su(NSS)}}^{(2)}$	NSS setup time	Slave mode	$4 \times 1/f_{\text{SYSCLK}}$	-	
$t_{\text{h(NSS)}}^{(2)}$	NSS hold time	Slave mode	80	-	
$t_{\text{w(SCKH)}}^{(2)}$ $t_{\text{w(SCKL)}}^{(2)}$	SCK high and low time	Master mode, $f_{\text{MASTER}} = 8 \text{ MHz}$, $f_{\text{SCK}} = 4 \text{ MHz}$	105	145	
$t_{\text{su(MI)}}^{(2)}$ $t_{\text{su(SI)}}^{(2)}$	Data input setup time	Master mode	30	-	
		Slave mode	3	-	
$t_{\text{h(MI)}}^{(2)}$ $t_{\text{h(SI)}}^{(2)}$	Data input hold time	Master mode	15	-	
		Slave mode	0	-	
$t_{\text{a(SO)}}^{(2)(3)}$	Data output access time	Slave mode	-	$3 \times 1/f_{\text{SYSCLK}}$	
$t_{\text{dis(SO)}}^{(2)(4)}$	Data output disable time	Slave mode	30	-	
$t_{\text{v(SO)}}^{(2)}$	Data output valid time	Slave mode (after enable edge)	-	60	
$t_{\text{v(MO)}}^{(2)}$	Data output valid time	Master mode (after enable edge)	-	20	
$t_{\text{h(SO)}}^{(2)}$	Data output hold time	Slave mode (after enable edge)	15	-	
$t_{\text{h(MO)}}^{(2)}$		Master mode (after enable edge)	1	-	

- Parameters are given by selecting 10 MHz I/O output frequency.
- Values based on design simulation and/or characterization results, and not tested in production.
- Min time is for the minimum time to drive the output and max time is for the maximum time to validate the data.
- Min time is for the minimum time to invalidate the output and max time is for the maximum time to put the data in Hi-Z.

Figure 34. SPI1 timing diagram - master mode⁽¹⁾

1. Measurement points are done at CMOS levels: 0.3 V_{DD} and 0.7 V_{DD} .

I²C - Inter IC control interface

Subject to general operating conditions for V_{DD} , f_{SYSCLK} , and T_A unless otherwise specified.

The STM8AL I²C interface (I2C1) meets the requirements of the Standard I²C communication protocol described in the following table with the restriction mentioned below:

Refer to I/O port characteristics for more details on the input/output alternate function characteristics (SDA and SCL).

Table 47. I²C characteristics

Symbol	Parameter	Standard mode I ² C		Fast mode I ² C ⁽¹⁾		Unit
		Min ⁽²⁾	Max ⁽²⁾	Min ⁽²⁾	Max ⁽²⁾	
$t_{w(SCLL)}$	SCL clock low time	4.7	-	1.3	-	μs
$t_{w(SCLH)}$	SCL clock high time	4.0	-	0.6	-	

Table 53. DAC characteristics (continued)

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
I_{VREF}	Current consumption on V_{REF+} supply	$V_{REF+} = 3.3$ V, no load, middle code (0x800)	-	130	220	μA
		$V_{REF+} = 3.3$ V, no load, worst code (0x000)	-	220	350	
I_{VDDA}	Current consumption on V_{DDA} supply	$V_{DDA} = 3.3$ V, no load, middle code (0x800)	-	210	320	
		$V_{DDA} = 3.3$ V, no load, worst code (0x000)	-	320	520	
T_A	Temperature range	-	-40	-	125	$^{\circ}C$
R_L	Resistive load ^{(1) (2)}	DACOUT buffer ON	5	-	-	k Ω
R_O	Output impedance	DACOUT buffer OFF	-	8	10	
C_L	Capacitive load ⁽³⁾	-	-	-	50	pF
DAC_OUT	DAC_OUT voltage ⁽⁴⁾	DACOUT buffer ON	0.2	-	$V_{DDA}-0.2$	V
		DACOUT buffer OFF	0	-	$V_{REF+} - 1$ LSB	
$t_{settling}$	Settling time (full scale: for a 12-bit input code transition between the lowest and the highest input codes when DAC_OUT reaches the final value ± 1 LSB)	$R_L \geq 5$ k Ω , $C_L \leq 50$ pF	-	7	12	μs
Update rate	Max frequency for a correct DAC_OUT (@95%) change when small variation of the input code (from code i to i+1LSB).	$R_L \geq 5$ k Ω , $C_L \leq 50$ pF	-	-	1	Msp/s
t_{WAKEUP}	Wakeup time from OFF state. Input code between lowest and highest possible codes.	$R_L \geq 5$ k Ω , $C_L \leq 50$ pF	-	9	15	μs
PSRR+	Power supply rejection ratio (to V_{DDA}) (static DC measurement)	$R_L \geq 5$ k Ω , $C_L \leq 50$ pF	-	-60	-35	dB

1. Resistive load between DACOUT and GNDA.

2. Output on PF0 (48-pin package only).

3. Capacitive load at DACOUT pin.

4. It gives the output excursion of the DAC.

Table 56. ADC1 characteristics (continued)

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
t_s	Sampling time	V_{AIN} on PF0 fast channel $V_{DDA} < 2.4\text{ V}$	0.43 ⁽⁴⁾⁽⁵⁾	-	-	μs
		V_{AIN} on PF0 fast channel $2.4\text{ V} \leq V_{DDA} \leq 3.6\text{ V}$	0.22 ⁽⁴⁾⁽⁵⁾	-	-	
		V_{AIN} on slow channels $V_{DDA} < 2.4\text{ V}$	0.86 ⁽⁴⁾⁽⁵⁾	-	-	
		V_{AIN} on slow channels $2.4\text{ V} \leq V_{DDA} \leq 3.6\text{ V}$	0.41 ⁽⁴⁾⁽⁵⁾	-	-	
t_{conv}	12-bit conversion time	-	$12000000 / f_{ADC} + t_s$			
		16 MHz	1 ⁽⁴⁾	-	-	
t_{WKUP}	Wakeup time from OFF state	-	-	-	3	
$t_{IDLE}^{(6)}$	Time before a new conversion	-	-	-	∞	s
$t_{VREFINT}$	Internal reference voltage startup time	-	-	-	refer to Table 49	ms

- The current consumption through V_{REF} is composed of two parameters:
 - one constant (max 300 μA)
 - one variable (max 400 μA), only during sampling time + 2 first conversion pulses.
 So, peak consumption is $300+400 = 700\text{ }\mu\text{A}$ and average consumption is $300 + [(4\text{ sampling} + 2) / 16] \times 400 = 450\text{ }\mu\text{A}$ at 1MSPS
- V_{REF-} or V_{DDA} must be tied to ground.
- Guaranteed by design.
- Minimum sampling and conversion time is reached for maximum $R_{ext} = 0.5\text{ k}\Omega$.
- Value obtained for continuous conversion on fast channel.
- In STM8L05xx, STM8L15xx, STM8L162x, STM8AL31xx, STM8AL3Lxx, STM8AL31Exx and STM8AL3LExx MCU families reference manual (RM0031), t_{IDLE} defines the time between 2 conversions, or between ADC ON and the first conversion. t_{IDLE} is not relevant for this device.


Table 65. LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package mechanical data

Symbol	millimeters			inches ⁽¹⁾		
	Min	Typ	Max	Min	Typ	Max
A	-	-	1.600	-	-	0.0630
A1	0.050	-	0.150	0.0020	-	0.0059
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571
b	0.170	0.220	0.270	0.0067	0.0087	0.0106
c	0.090	-	0.200	0.0035	-	0.0079
D	8.800	9.000	9.200	0.3465	0.3543	0.3622
D1	6.800	7.000	7.200	0.2677	0.2756	0.2835
D3	-	5.500	-	-	0.2165	-
E	8.800	9.000	9.200	0.3465	0.3543	0.3622
E1	6.800	7.000	7.200	0.2677	0.2756	0.2835
E3	-	5.500	-	-	0.2165	-
e	-	0.500	-	-	0.0197	-
L	0.450	0.600	0.750	0.0177	0.0236	0.0295
L1	-	1.000	-	-	0.0394	-
k	0°	3.5°	7°	0°	3.5°	7°
ccc	-	-	0.080	-	-	0.0031

1. Values in inches are converted from mm and rounded to 4 decimal digits.

10.4 VFQFPN32 package information

Figure 47. VFQFPN32 - 32-pin, 5x5 mm, 0.5 mm pitch very thin profile fine pitch quad flat package outline



1. Drawing is not to scale.
2. There is an exposed die pad on the underside of the VQFPN package. It is recommended to connect and solder this backside pad to the PCB ground.