

Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Not For New Designs
Core Processor	STM8A
Core Size	8-Bit
Speed	16MHz
Connectivity	I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, LCD, POR, PWM, WDT
Number of I/O	29
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	1K x 8
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	1.65V ~ 3.6V
Data Converters	A/D 21x12b; D/A 1x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	32-LQFP
Supplier Device Package	32-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm8al3l66tay

Contents

1	Introduction	10
2	Description	11
2.1	Device overview	12
3	Functional overview	13
3.1	Low-power modes	14
3.2	Central processing unit STM8	15
3.2.1	Advanced STM8 core	15
3.2.2	Interrupt controller	15
3.3	Reset and supply management	16
3.3.1	Power supply scheme	16
3.3.2	Power supply supervisor	16
3.3.3	Voltage regulator	17
3.4	Clock management	17
3.5	Low power real-time clock	18
3.6	LCD (Liquid crystal display)	19
3.7	Memories	19
3.8	DMA	19
3.9	Analog-to-digital converter	19
3.10	Digital-to-analog converter (DAC)	20
3.11	Ultra-low-power comparators	20
3.12	System configuration controller and routing interface	20
3.13	Timers	21
3.13.1	TIM1 - 16-bit advanced control timer	21
3.13.2	16-bit general purpose timers	21
3.13.3	8-bit basic timer	22
3.14	Watchdog timers	22
3.14.1	Window watchdog timer	22
3.14.2	Independent watchdog timer	22
3.15	Beeper	22
3.16	Communication interfaces	22

List of tables

Table 1.	Device summary	2
Table 2.	Medium-density STM8AL313x/4x/6x and STM8AL3L4x/6x low-power device features and peripheral counts	12
Table 3.	Timer feature comparison	21
Table 4.	Legend/abbreviation	28
Table 5.	Medium-density STM8AL313x/4x/6x and STM8AL3L4x/6x pin description	28
Table 6.	Flash and RAM boundary addresses	37
Table 7.	Factory conversion registers	37
Table 8.	I/O port hardware register map	37
Table 9.	General hardware register map	38
Table 10.	CPU/SWIM/debug module/interrupt controller registers	51
Table 11.	Interrupt mapping	53
Table 12.	Option byte addresses	55
Table 13.	Option byte description	56
Table 14.	Unique ID registers (96 bits)	58
Table 15.	Voltage characteristics	60
Table 16.	Current characteristics	61
Table 17.	Thermal characteristics	61
Table 18.	Operating lifetime (OLF)	61
Table 19.	General operating conditions	62
Table 20.	Embedded reset and power control block characteristics	62
Table 21.	Total current consumption in Run mode	65
Table 22.	Total current consumption in Wait mode	67
Table 23.	Total current consumption and timing in low-power run mode at VDD = 1.65 V to 3.6 V	69
Table 24.	Total current consumption in low-power wait mode at VDD = 1.65 V to 3.6 V	70
Table 25.	Total current consumption and timing in active-halt mode at VDD = 1.65 V to 3.6 V	70
Table 26.	Typical current consumption in Active-halt mode, RTC clocked by LSE external crystal	72
Table 27.	Total current consumption and timing in Halt mode at VDD = 1.65 to 3.6 V	72
Table 28.	Peripheral current consumption	73
Table 29.	Current consumption under external reset	74
Table 30.	HSE external clock characteristics	74
Table 31.	LSE external clock characteristics	74
Table 32.	HSE oscillator characteristics	75
Table 33.	LSE oscillator characteristics	76
Table 34.	HSI oscillator characteristics	77
Table 35.	LSI oscillator characteristics	78
Table 36.	RAM and hardware registers	79
Table 37.	Flash program memory/data EEPROM memory	79
Table 38.	Flash program memory	80
Table 39.	Data memory	80
Table 40.	I/O current injection susceptibility	81
Table 41.	I/O static characteristics	81
Table 42.	Output driving current (high sink ports)	85
Table 43.	Output driving current (true open drain ports)	85
Table 44.	Output driving current (PA0 with high sink LED driver capability)	85

3.2 Central processing unit STM8

3.2.1 Advanced STM8 core

The 8-bit STM8 core is designed for code efficiency and performance with an Harvard architecture and a 3-stage pipeline.

It contains six internal registers which are directly addressable in each execution context, 20 addressing modes including indexed indirect and relative addressing, and 80 instructions.

Architecture and registers

- Harvard architecture
- 3-stage pipeline
- 32-bit wide program memory bus - single cycle fetching most instructions
- X and Y 16-bit index registers - enabling indexed addressing modes with or without offset and read-modify-write type data manipulations
- 8-bit accumulator
- 24-bit program counter - 16 Mbyte linear memory space
- 16-bit stack pointer - access to a 64 Kbyte level stack
- 8-bit condition code register - 7 condition flags for the result of the last instruction

Addressing

- 20 addressing modes
- Indexed indirect addressing mode for lookup tables located anywhere in the address space
- Stack pointer relative addressing mode for local variables and parameter passing



Instruction set

- 80 instructions with 2-byte average instruction size
- Standard data movement and logic/arithmetic functions
- 8-bit by 8-bit multiplication
- 16-bit by 8-bit and 16-bit by 16-bit division
- Bit manipulation
- Data transfer between stack and accumulator (push/pop) with direct stack access
- Data transfer using the X and Y registers or direct memory-to-memory transfers

3.2.2 Interrupt controller

The medium-density STM8AL313x/4x/6x and STM8AL3L4x/6x feature a nested vectored interrupt controller:

- Nested interrupts with 3 software priority levels
- 32 interrupt vectors with hardware priority
- Up to 40 external interrupt sources on 11 vectors
- Trap and reset interrupts

Figure 5. STM8AL31x6T 32-pin pinout (without LCD)**Figure 6. STM8AL3Lx6T 32-pin pinout (with LCD)**

4.1 System configuration options

As shown in [Table 5: Medium-density STM8AL313x/4x/6x and STM8AL3L4x/6x pin description](#), some alternate functions can be remapped on different I/O ports by programming one of the two remapping registers described in the “Routing interface (RI) and system configuration controller” section in STM8L051/L052 Value Line, STM8L151/L152, STM8L162, STM8AL31, STM8AL3L MCU lines reference manual (RM0031).

Table 16. Current characteristics

Symbol	Ratings	Max.	Unit
I_{VDD}	Total current into V_{DD} power line (source)	80	
I_{VSS}	Total current out of V_{SS} ground line (sink)	80	
I_{IO}	Output current sunk by IR_TIM pin (with high sink LED driver capability)	80	mA
	Output current sunk by any other I/O and control pin	25	
	Output current sourced by any I/Os and control pin	- 25	
$I_{INJ(PIN)}$	Injected current on true open-drain pins (PC0 and PC1) ⁽¹⁾	- 5/+0	
	Injected current on five-volt tolerant (FT) pins (PA7 and PE0) ⁽¹⁾	- 5/+0	
	Injected current on 3.6 V tolerant (TT) pins ⁽¹⁾	- 5/+0	
	Injected current on any other pin ⁽²⁾	- 5/+5	
$\Sigma I_{INJ(PIN)}$	Total injected current (sum of all I/O and control pins) ⁽³⁾	± 25	

- Positive injection is not possible on these I/Os. A negative injection is induced by $V_{IN} < V_{SS}$. $I_{INJ(PIN)}$ must never be exceeded. Refer to [Table 15](#) for maximum allowed input voltage values.
- A positive injection is induced by $V_{IN} > V_{DD}$ while a negative injection is induced by $V_{IN} < V_{SS}$. $I_{INJ(PIN)}$ must never be exceeded. Refer to [Table 15](#) for maximum allowed input voltage values.
- When several inputs are submitted to a current injection, the maximum $\Sigma I_{INJ(PIN)}$ is the absolute sum of the positive and negative injected currents (instantaneous values).

Table 17. Thermal characteristics

Symbol	Ratings	Value	Unit
T_{STG}	Storage temperature range	-65 to +150	° C
T_J	Maximum junction temperature	150	

Table 18. Operating lifetime (OLF)⁽¹⁾

Symbol	Ratings	Value	Unit
OLF	Conforming to AEC-Q100	-40 to 125 °C	Grade 1

- For detailed mission profile analysis, please contact the local ST Sales Office.

9.3.3 Supply current characteristics

Total current consumption

The MCU is placed under the following conditions:

- All I/O pins in input mode with a static value at V_{DD} or V_{SS} (no load)
- All peripherals are disabled except if explicitly mentioned.

General conditions for V_{DD} apply, $T_A = -40$ °C to 125 °C.

Table 21. Total current consumption in Run mode

Symbol	Parameter	Conditions		Typ	Max	Unit	
$I_{DD(RUN)}$	Supply current in run mode ⁽¹⁾	All peripherals OFF, code executed from RAM, V_{DD} from 1.65 V to 3.6 V	HSI RC osc. (16 MHz) ⁽²⁾	$f_{CPU} = 125$ kHz	0.40	0.55 ⁽³⁾	mA
				$f_{CPU} = 1$ MHz	0.50	0.65 ⁽³⁾	
				$f_{CPU} = 4$ MHz	0.75	1.00 ⁽³⁾	
				$f_{CPU} = 8$ MHz	1.10	1.40 ⁽³⁾	
				$f_{CPU} = 16$ MHz	1.85	2.35	
		HSE external clock ($f_{CPU}=f_{HSE}$) ⁽⁴⁾	$f_{CPU} = 125$ kHz	$f_{CPU} = 125$ kHz	0.05	0.10 ⁽³⁾	
				$f_{CPU} = 1$ MHz	0.20	0.25 ⁽³⁾	
				$f_{CPU} = 4$ MHz	0.55	0.75 ⁽³⁾	
				$f_{CPU} = 8$ MHz	1.00	1.25 ⁽³⁾	
				$f_{CPU} = 16$ MHz	1.90	2.30 ⁽³⁾	
		LSI RC osc. (typ. 38 kHz)	$f_{CPU} = f_{LSI}$	40	50 ⁽³⁾	μA	
		LSE external clock (32.768 kHz)	$f_{CPU} = f_{LSE}$	40	60 ⁽³⁾		

Table 22. Total current consumption in Wait mode (continued)

Symbol	Parameter	Conditions ⁽¹⁾			Typ	Max	Unit
$I_{DD(\text{Wait})}$	Supply current in Wait mode	CPU not clocked, all peripherals OFF, code executed from Flash, V_{DD} from 1.65 V to 3.6 V	HSI	$f_{\text{CPU}} = 125 \text{ kHz}$	0.38	0.55 ⁽³⁾	mA
				$f_{\text{CPU}} = 1 \text{ MHz}$	0.40	0.60 ⁽³⁾	
				$f_{\text{CPU}} = 4 \text{ MHz}$	0.50	0.65 ⁽³⁾	
				$f_{\text{CPU}} = 8 \text{ MHz}$	0.60	0.75 ⁽³⁾	
				$f_{\text{CPU}} = 16 \text{ MHz}$	0.80	0.90	
		HSE ⁽⁴⁾ external clock ($f_{\text{CPU}} = \text{HSE}$)		$f_{\text{CPU}} = 125 \text{ kHz}$	0.05	0.10 ⁽³⁾	
				$f_{\text{CPU}} = 1 \text{ MHz}$	0.10	0.20 ⁽³⁾	
				$f_{\text{CPU}} = 4 \text{ MHz}$	0.25	0.45 ⁽³⁾	
				$f_{\text{CPU}} = 8 \text{ MHz}$	0.50	0.65 ⁽³⁾	
				$f_{\text{CPU}} = 16 \text{ MHz}$	1.00	1.20 ⁽³⁾	
		LSI		$f_{\text{CPU}} = f_{\text{LSI}}$	0.05	0.10 ⁽³⁾	
		LSE ⁽⁵⁾ external clock (32.768 kHz)		$f_{\text{CPU}} = f_{\text{LSE}}$	0.05	0.08 ⁽³⁾	

1. All peripherals OFF, V_{DD} from 1.65 V to 3.6 V, HSI internal RC osc., $f_{\text{CPU}} = f_{\text{SYSCLK}}$
2. Flash is configured in I_{DDQ} mode in Wait mode by setting the EPM or WAITM bit in the Flash_CR1 register.
3. Guaranteed by characterization results.
4. Oscillator bypassed (HSEBYP = 1 in CLK_ECKCR). When configured for external crystal, the HSE consumption ($I_{DD \text{ HSE}}$) must be added. Refer to [Table 32](#).
5. Oscillator bypassed (LSEBYP = 1 in CLK_ECKCR). When configured for external crystal, the LSE consumption ($I_{DD \text{ HSE}}$) must be added. Refer to [Table 33](#).

**Table 24. Total current consumption in low-power wait mode
at $V_{DD} = 1.65 \text{ V}$ to 3.6 V**

Symbol	Parameter	Conditions ⁽¹⁾			Typ	Max	Unit
$I_{DD(LPW)}$	Supply current in Low power wait mode	LSI RC osc. (at 38 kHz)	all peripherals OFF	$T_A = -40 \text{ }^\circ\text{C}$ to $25 \text{ }^\circ\text{C}$	3.00	3.30 ⁽²⁾	μA
				$T_A = 85 \text{ }^\circ\text{C}$	4.40	9 ⁽³⁾	
				$T_A = 125 \text{ }^\circ\text{C}$	11.00	18 ⁽³⁾	
	LSE external clock ⁽⁴⁾ (32.768 kHz)	LSE external clock ⁽⁴⁾ (32.768 kHz)	all peripherals OFF	$T_A = -40 \text{ }^\circ\text{C}$ to $25 \text{ }^\circ\text{C}$	2.35	2.70 ⁽²⁾	
				$T_A = 85 \text{ }^\circ\text{C}$	3.10	3.70 ⁽²⁾	
				$T_A = 125 \text{ }^\circ\text{C}$	7.20	11.00 ⁽²⁾	

1. No floating I/Os.
2. Guaranteed by characterization results.
3. Tested at 85°C for temperature range A or 125°C for temperature range C.
4. Oscillator bypassed ($\text{LSEBYP} = 1$ in CLK_ECKCR). When configured for external crystal, the LSE consumption (I_{DD_LSE}) must be added. Refer to [Table 33](#).

**Table 25. Total current consumption and timing in active-halt mode
at $V_{DD} = 1.65 \text{ V}$ to 3.6 V**

Symbol	Parameter	Conditions ⁽¹⁾			Typ	Max ⁽²⁾	Unit
$I_{DD(AH)}$	Supply current in Active-halt mode	LSI RC (at 38 kHz)	LCD OFF ⁽³⁾	$T_A = -40 \text{ }^\circ\text{C}$ to $25 \text{ }^\circ\text{C}$	0.90	2.10	μA
				$T_A = 85 \text{ }^\circ\text{C}$	1.50	3.40	
				$T_A = 125 \text{ }^\circ\text{C}$	5.10	12.00	
			LCD ON (static duty/ external V_{LCD}) ⁽⁴⁾	$T_A = -40 \text{ }^\circ\text{C}$ to $25 \text{ }^\circ\text{C}$	1.40	3.10	
				$T_A = 85 \text{ }^\circ\text{C}$	1.90	4.30	
				$T_A = 125 \text{ }^\circ\text{C}$	5.50	13.00	
			LCD ON (1/4 duty/ external V_{LCD}) ⁽⁵⁾	$T_A = -40 \text{ }^\circ\text{C}$ to $25 \text{ }^\circ\text{C}$	1.90	4.30	
				$T_A = 85 \text{ }^\circ\text{C}$	2.40	5.40	
				$T_A = 125 \text{ }^\circ\text{C}$	6.00	15.00	
			LCD ON (1/4 duty/ internal V_{LCD}) ⁽⁶⁾	$T_A = -40 \text{ }^\circ\text{C}$ to $25 \text{ }^\circ\text{C}$	3.90	8.75	
				$T_A = 85 \text{ }^\circ\text{C}$	4.50	10.20	
				$T_A = 125 \text{ }^\circ\text{C}$	6.80	16.30	

**Table 25. Total current consumption and timing in active-halt mode
at $V_{DD} = 1.65 \text{ V}$ to 3.6 V (continued)**

Symbol	Parameter	Conditions ⁽¹⁾			Typ	Max ⁽²⁾	Unit
$I_{DD(AH)}$	Supply current in Active-halt mode	LSE external clock (32.768 kHz) ⁽⁷⁾	LCD OFF ⁽⁸⁾	$T_A = -40 \text{ }^\circ\text{C}$ to $25 \text{ }^\circ\text{C}$	0.50	1.20	μA
				$T_A = 85 \text{ }^\circ\text{C}$	0.90	2.10	
				$T_A = 125 \text{ }^\circ\text{C}$	4.80	11.00	
			LCD ON (static duty/ external V_{LCD}) ⁽⁴⁾	$T_A = -40 \text{ }^\circ\text{C}$ to $25 \text{ }^\circ\text{C}$	0.85	1.90	
				$T_A = 85 \text{ }^\circ\text{C}$	1.30	3.20	
				$T_A = 125 \text{ }^\circ\text{C}$	5.00	12.00	
			LCD ON (1/4 duty/ external V_{LCD}) ⁽⁵⁾	$T_A = -40 \text{ }^\circ\text{C}$ to $25 \text{ }^\circ\text{C}$	1.50	2.50	
				$T_A = 85 \text{ }^\circ\text{C}$	1.80	4.20	
				$T_A = 125 \text{ }^\circ\text{C}$	5.70	14.00	
			LCD ON (1/4 duty/ internal V_{LCD}) ⁽⁶⁾	$T_A = -40 \text{ }^\circ\text{C}$ to $25 \text{ }^\circ\text{C}$	3.40	7.60	
				$T_A = 85 \text{ }^\circ\text{C}$	3.90	9.20	
				$T_A = 125 \text{ }^\circ\text{C}$	6.30	15.20	
$I_{DD(WUFAH)}$	Supply current during wakeup time from Active-halt mode (using HSI)	-	-	-	2.40	-	mA
$t_{WU_HSI(AH)}^{(9)}$ ⁽¹⁰⁾	Wakeup time from Active-halt mode to Run mode (using HSI)	-			4.70	7.00	μs
$t_{WU_LSI(AH)}^{(9)}$ ⁽¹⁰⁾	Wakeup time from Active-halt mode to Run mode (using LSI)	-			150.0	-	

1. No floating I/O, unless otherwise specified.
2. Guaranteed by characterization results.
3. RTC enabled. Clock source = LSI.
4. RTC enabled, LCD enabled with external $V_{LCD} = 3 \text{ V}$, static duty, division ratio = 256, all pixels active, no LCD connected.
5. RTC enabled, LCD enabled with external V_{LCD} , 1/4 duty, 1/3 bias, division ratio = 64, all pixels active, no LCD connected.
6. LCD enabled with internal LCD booster $V_{LCD} = 3 \text{ V}$, 1/4 duty, 1/3 bias, division ratio = 64, all pixels active, no LCD connected.
7. Oscillator bypassed (LSEBYP = 1 in CLK_ECKCR). When configured for external crystal, the LSE consumption (I_{DD_LSE}) must be added. Refer to [Table 33](#).
8. RTC enabled. Clock source = LSE.
9. Wakeup time until start of interrupt vector fetch.
The first word of interrupt routine is fetched 4 CPU cycles after t_{WU} .
10. ULP=0 or ULP=1 and FWU=1 in the PWR_CSR2 register.

Table 29. Current consumption under external reset

Symbol	Parameter	Conditions	Typ	Unit
I _{DD(RST)}	Supply current under external reset ⁽¹⁾	All pins are externally tied to V _{DD}	V _{DD} = 1.8 V	48
			V _{DD} = 3 V	76
			V _{DD} = 3.6 V	91

1. All pins except PA0, PB0 and PB4 are floating under reset. PA0, PB0 and PB4 are configured with pull-up under reset.

9.3.4 Clock and timing characteristics

HSE external clock (HSEBYP = 1 in CLK_ECKCR)

Subject to general operating conditions for V_{DD} and T_A.

Table 30. HSE external clock characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
f _{HSE_ext}	External clock source frequency	-	1 ⁽¹⁾	-	16 ⁽¹⁾	MHz
V _{HSEH}	OSC_IN input pin high level voltage		0.7 x V _{DD}	-	V _{DD}	V
V _{HSEL}	OSC_IN input pin low level voltage		V _{SS}	-	0.3 x V _{DD}	
C _{in(HSE)}	OSC_IN input capacitance	-	-	2.6	-	pF
I _{LEAK_HSE}	OSC_IN input leakage current	V _{SS} < V _{IN} < V _{DD}	-	-	±500	nA

1. Guaranteed by design.

LSE external clock (LSEBYP=1 in CLK_ECKCR)


Subject to general operating conditions for V_{DD} and T_A.

Table 31. LSE external clock characteristics

Symbol	Parameter	Min	Typ	Max	Unit
f _{LSE_ext}	External clock source frequency	-	32.768	-	kHz
V _{LSEH}	OSC32_IN input pin high level voltage	0.7 x V _{DD} ⁽¹⁾	-	V _{DD} ⁽¹⁾	V
V _{LSEL}	OSC32_IN input pin low level voltage	V _{SS} ⁽¹⁾		0.3 x V _{DD} ⁽¹⁾	
C _{in(LSE)}	OSC32_IN input capacitance	-	0.6	-	pF
I _{LEAK_LSE}	OSC32_IN input leakage current	-		±500	nA

1. Guaranteed by characterization results.

Figure 16. LSE oscillator circuit diagram



Internal clock sources

Subject to general operating conditions for V_{DD} , and T_A .


High speed internal RC oscillator (HSI)

In the following table, data are based on characterization results and are not tested in production, unless otherwise specified.

Table 34. HSI oscillator characteristics

Symbol	Parameter	Conditions ⁽¹⁾	Min	Typ	Max	Unit
f_{HSI}	Frequency	$V_{DD} = 3.0 \text{ V}$	-	16	-	MHz
ACC _{HSI}	HSI oscillator user trimming accuracy	Trimmed by the application for any V_{DD} and T_A conditions	-1	-	1	%
	HSI oscillator accuracy (factory calibrated)	$V_{DD} \leq 1.8 \text{ V} \leq V_{DD} \leq 3.6 \text{ V}$, $-40^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$	-5	-	5	
TRIM	HSI user trimming step ⁽²⁾	Trimming code \neq multiple of 16	-	0.4	0.7 ⁽²⁾	
		Trimming code = multiple of 16	-		± 1.5 ⁽²⁾	
$t_{su(HSI)}$	HSI oscillator setup time (wakeup time)	-	-	3.7	6 ⁽³⁾	μs
$I_{DD(HSI)}$	HSI oscillator power consumption	-	-	100	140 ⁽³⁾	μA

1. $V_{DD} = 3.0 \text{ V}$, $T_A = -40$ to 125°C unless otherwise specified.
2. The trimming step differs depending on the trimming code. It is usually negative on the codes which are multiples of 16 (0x00, 0x10, 0x20, 0x30...0xE0). Refer to the AN3101 "STM8L05xxx/15xxx, STM8L162xx and STM8AL31xx/3Lxx internal RC oscillator calibration" application note for more details.
3. Guaranteed by design.

Figure 17. Typical HSI frequency vs V_{DD}**Low speed internal RC oscillator (LSI)**

In the following table, data are based on characterization results, not tested in production.

Table 35. LSI oscillator characteristics

Symbol	Parameter ⁽¹⁾	Conditions ⁽¹⁾	Min	Typ	Max	Unit
f _{LSI}	Frequency	-	26	38	56	kHz
t _{su(LSI)}	LSI oscillator wakeup time	-	-	-	200 ⁽²⁾	μs
I _{DD(LSI)}	LSI oscillator frequency drift ⁽³⁾	0 °C ≤ T _A ≤ 85 °C	-12	-	11	%

1. V_{DD} = 1.65 V to 3.6 V, T_A = -40 to 125 °C unless otherwise specified.

2. Guaranteed by design.

3. This is a deviation for an individual part, once the initial frequency has been measured.

Table 40. I/O current injection susceptibility

Symbol	Description	Functional susceptibility		Unit
		Negative injection	Positive injection	
I_{INJ}	Injected current on true open-drain pins (PC0 and PC1)	-5	+0	mA
	Injected current on all five-volt tolerant (FT) pins	-5	+0	
	Injected current on all 3.6 V tolerant (TT) pins	-5	+0	
	Injected current on any other pin	-5	+5	


9.3.7 I/O port pin characteristics

General characteristics

Subject to general operating conditions for V_{DD} and T_A unless otherwise specified. All unused pins must be kept at a fixed voltage: using the output mode of the I/O for example or an external pull-up or pull-down resistor.

Table 41. I/O static characteristics

Symbol	Parameter	Conditions ⁽¹⁾	Min	Typ	Max	Unit	
V_{IL}	Input low level voltage	Input voltage on all pins	$V_{SS}-0.3$	-	$0.3 \times V_{DD}$	V	
V_{IH}		Input voltage on true open-drain pins (PC0 and PC1) with $V_{DD} < 2$ V	$0.70 \times V_{DD}$	-	5.2 ⁽²⁾		
		Input voltage on true open-drain pins (PC0 and PC1) with $V_{DD} \geq 2$ V		-	5.5 ⁽²⁾		
		Input voltage on five-volt tolerant (FT) pins (PA7 and PE0) with $V_{DD} < 2$ V	$0.70 \times V_{DD}$	-	5.2 ⁽²⁾		
		Input voltage on five-volt tolerant (FT) pins (PA7 and PE0) with $V_{DD} \geq 2$ V		-	5.5 ⁽²⁾		
		Input voltage on 3.6 V tolerant (TT) pins		-	3.6 ⁽²⁾		
V_{hys}	Schmitt trigger voltage hysteresis ⁽³⁾	Input voltage on any other pin	$0.70 \times V_{DD}$	-	$V_{DD}+0.3^{(2)}$	mV	
		I/Os	-	200	-		
I_{lkg}	Input leakage current ⁽⁴⁾	True open drain I/Os	-	200	-	nA	
		$V_{SS} \leq V_{IN} \leq V_{DD}$ High sink I/Os	-	-	50		
		$V_{SS} \leq V_{IN} \leq V_{DD}$ True open drain I/Os	-	-	200		
		$V_{SS} \leq V_{IN} \leq V_{DD}$ PA0 with high sink LED driver capability	-	-	200		

Figure 30. Typical NRST pull-up current I_{pu} vs V_{DD} 

The reset network shown in [Figure 31](#) protects the device against parasitic resets. The user must ensure that the level on the NRST pin can go below the $V_{IL\ max.}$ level specified in [Table 45](#). Otherwise the reset is not taken into account internally.

For power consumption sensitive applications, the external reset capacitor value can be reduced to limit the charge/discharge current. If the NRST signal is used to reset the external circuitry, attention must be paid to the charge/discharge time of the external capacitor to fulfill the external devices reset timing conditions. The minimum recommended capacity is 10 nF.


Figure 31. Recommended NRST pin configuration

Table 47. I²C characteristics (continued)

Symbol	Parameter	Standard mode I ² C		Fast mode I ² C ⁽¹⁾		Unit
		Min ⁽²⁾	Max ⁽²⁾	Min ⁽²⁾	Max ⁽²⁾	
$t_{su}(SDA)$	SDA setup time	250	-	100	-	ns
$t_h(SDA)$	SDA data hold time	0	-	0	900	
$t_r(SDA)$ $t_r(SCL)$	SDA and SCL rise time	-	1000	-	300	
$t_f(SDA)$ $t_f(SCL)$	SDA and SCL fall time	-	300	-	300	
$t_h(STA)$	START condition hold time	4.0		0.6	-	μ s
$t_{su}(STA)$	Repeated START condition setup time	4.7	-	0.6	-	
$t_{su}(STO)$	STOP condition setup time	4.0	-	0.6	-	
$t_w(STO:STA)$	STOP to START condition time (bus free)	4.7	-	1.3	-	
C_b	Capacitive load for each bus line	-	400	-	400	pF

1. f_{SYSCLK} must be at least equal to 8 MHz to achieve max fast I²C speed (400 kHz).


2. Data based on standard I²C protocol requirements, not tested in production.

Note:



For speeds around 200 kHz, the achieved speed can have a $\pm 5\%$ tolerance

For other speed ranges, the achieved speed can have a $\pm 2\%$ tolerance

The above variations depend on the accuracy of the external components used.

Figure 35. Typical application with I²C bus and timing diagram⁽¹⁾

1. Measurement points are done at CMOS levels: $0.3 \times V_{DD}$ and $0.7 \times V_{DD}$

Figure 39. Power supply and reference decoupling (V_{REF+} not connected to V_{DDA})**Figure 40. Power supply and reference decoupling (V_{REF+} connected to V_{DDA})**

Electromagnetic interference (EMI)

Based on a simple application running on the product (toggling two LEDs through the I/O ports), the product is monitored in terms of emission. This emission test is in line with the norm IEC61967-2 which specifies the board and the loading of each pin.

Table 62. EMI data⁽¹⁾

Symbol	Parameter	Conditions	Monitored frequency band	Max vs.	Unit
				16 MHz	
S_{EMI}	Peak level	$V_{\text{DD}} = 3.6 \text{ V}$, $T_A = +25 \text{ }^{\circ}\text{C}$, LQFP32 conforming to IEC61967-2	0.1 MHz to 30 MHz	-3	dB μ V
			30 MHz to 130 MHz	9	
			130 MHz to 1 GHz	4	
			EMI Level	2	

1. Not tested in production.

Absolute maximum ratings (electrical sensitivity)

Based on two different tests (ESD and LU) using specific measurement methods, the product is stressed in order to determine its performance in terms of electrical sensitivity. For more details, refer to the application note AN1181.

Electrostatic discharge (ESD)

Electrostatic discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device (3 parts*(n+1) supply pin). Two models can be simulated: human body model and charge device model. This test conforms to the ANSI/ESDA/JEDEC JS-001, JESD22-A115 and ANSI/ESD S5.3.1.

Table 63. ESD absolute maximum ratings

Symbol	Ratings	Conditions	Class	Maximum value ⁽¹⁾	Unit
$V_{\text{ESD(HBM)}}$	Electrostatic discharge voltage (human body model)	$T_A = +25 \text{ }^{\circ}\text{C}$, conforming to ANSI/ESDA/JEDEC JS-001	2	2000	V
$V_{\text{ESD(CDM)}}$	Electrostatic discharge voltage (charge device model)	$T_A = +25 \text{ }^{\circ}\text{C}$, conforming to ANSI/ESD S5.3.1			
$V_{\text{ESD(MM)}}$	Electrostatic discharge voltage (Machine model)	$T_A = +25 \text{ }^{\circ}\text{C}$, conforming to JESD22-A115			

1. Guaranteed by characterization results.

Table 65. LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package mechanical data


Symbol	millimeters			inches ⁽¹⁾		
	Min	Typ	Max	Min	Typ	Max
A	-	-	1.600	-	-	0.0630
A1	0.050	-	0.150	0.0020	-	0.0059
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571
b	0.170	0.220	0.270	0.0067	0.0087	0.0106
c	0.090	-	0.200	0.0035	-	0.0079
D	8.800	9.000	9.200	0.3465	0.3543	0.3622
D1	6.800	7.000	7.200	0.2677	0.2756	0.2835
D3	-	5.500	-	-	0.2165	-
E	8.800	9.000	9.200	0.3465	0.3543	0.3622
E1	6.800	7.000	7.200	0.2677	0.2756	0.2835
E3	-	5.500	-	-	0.2165	-
e	-	0.500	-	-	0.0197	-
L	0.450	0.600	0.750	0.0177	0.0236	0.0295
L1	-	1.000	-	-	0.0394	-
k	0°	3.5°	7°	0°	3.5°	7°
ccc	-	-	0.080	-	-	0.0031

1. Values in inches are converted from mm and rounded to 4 decimal digits.

Table 66. LQFP32 - 32-pin, 7 x 7 mm low-profile quad flat package mechanical data

Symbol	millimeters			inches ⁽¹⁾		
	Min	Typ	Max	Min	Typ	Max
A	-	-	1.600	-	-	0.0630
A1	0.050	-	0.150	0.0020	-	0.0059
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571
b	0.300	0.370	0.450	0.0118	0.0146	0.0177
c	0.090	-	0.200	0.0035	-	0.0079
D	8.800	9.000	9.200	0.3465	0.3543	0.3622
D1	6.800	7.000	7.200	0.2677	0.2756	0.2835
D3	-	5.600	-	-	0.2205	-
E	8.800	9.000	9.200	0.3465	0.3543	0.3622
E1	6.800	7.000	7.200	0.2677	0.2756	0.2835
E3	-	5.600	-	-	0.2205	-
e	-	0.800	-	-	0.0315	-
L	0.450	0.600	0.750	0.0177	0.0236	0.0295
L1	-	1.000	-	-	0.0394	-
k	0°	3.5°	7°	0°	3.5°	7°
ccc	-	-	0.100	-	-	0.0039

1. Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 45. LQFP32 - 32-pin, 7 x 7 mm low-profile quad flat recommended footprint

1. Dimensions are expressed in millimeters.