



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

| | |
|----------------------------|---|
| Product Status | Discontinued at Digi-Key |
| Core Processor | ARM® Cortex®-M0+ |
| Core Size | 32-Bit Single-Core |
| Speed | 25MHz |
| Connectivity | I²C, IrDA, SmartCard, SPI, UART/USART, USB |
| Peripherals | Brown-out Detect/Reset, DMA, I²S, POR, PWM, WDT |
| Number of I/O | 22 |
| Program Memory Size | 64KB (64K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 8K x 8 |
| Voltage - Supply (Vcc/Vdd) | 1.98V ~ 3.8V |
| Data Converters | A/D 4x12b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 36-UFBGA, CSPBGA |
| Supplier Device Package | 36-CSP (3.02x2.89) |
| Purchase URL | https://www.e-xfl.com/product-detail/silicon-labs/efm32hg350f64g-a-csp36 |

2.1.20 Analog to Digital Converter (ADC)

The ADC is a Successive Approximation Register (SAR) architecture, with a resolution of up to 12 bits at up to one million samples per second. The integrated input mux can select inputs from 3 external pins and 6 internal signals.

2.1.21 Current Digital to Analog Converter (IDAC)

The current digital to analog converter can source or sink a configurable constant current, which can be output on, or sinked from pin or ADC. The current is configurable with several ranges of various step sizes.

2.1.22 Advanced Encryption Standard Accelerator (AES)

The AES accelerator performs AES encryption and decryption with 128-bit. Encrypting or decrypting one 128-bit data block takes 52 HFCORECLK cycles with 128-bit keys. The AES module is an AHB slave which enables efficient access to the data and key registers. All write accesses to the AES module must be 32-bit operations, i.e. 8- or 16-bit operations are not supported.

2.1.23 General Purpose Input/Output (GPIO)

In the EFM32HG350, there are 22 General Purpose Input/Output (GPIO) pins, which are divided into ports with up to 16 pins each. These pins can individually be configured as either an output or input. More advanced configurations like open-drain, filtering and drive strength can also be configured individually for the pins. The GPIO pins can also be overridden by peripheral pin connections, like Timer PWM outputs or USART communication, which can be routed to several locations on the device. The GPIO supports up to 10 asynchronous external pin interrupts, which enables interrupts from any pin on the device. Also, the input value of a pin can be routed through the Peripheral Reflex System to other peripherals.

2.2 Configuration Summary

The features of the EFM32HG350 is a subset of the feature set described in the EFM32HG Reference Manual. Table 2.1 (p. 6) describes device specific implementation of the features.

Table 2.1. Configuration Summary

| Module | Configuration | Pin Connections |
|------------|--------------------------------------|--|
| Cortex-M0+ | Full configuration | NA |
| DBG | Full configuration | DBG_SWCLK, DBG_SWDIO, |
| MSC | Full configuration | NA |
| DMA | Full configuration | NA |
| RMU | Full configuration | NA |
| EMU | Full configuration | NA |
| CMU | Full configuration | CMU_OUT0, CMU_OUT1 |
| WDOG | Full configuration | NA |
| PRS | Full configuration | NA |
| USB | Full configuration | USB_VREGI, USB_VREGO, USB_DM, USB_DMPU, USB_DP |
| I2C0 | Full configuration | I2C0_SDA, I2C0_SCL |
| USART0 | Full configuration with IrDA and I2S | US0_TX, US0_RX, US0_CLK, US0_CS |
| USART1 | Full configuration with I2S and IrDA | US1_TX, US1_RX, US1_CLK, US1_CS |


in plastic, they are susceptible to mechanical damage and may be sensitive to light. When WLCSPs must be used in an environment exposed to light, it may be necessary to cover the top and sides with an opaque material.

3.4 Current Consumption


Table 3.3. Current Consumption

| Symbol | Parameter | Condition | Min | Typ | Max | Unit |
|-----------|---|--|-----|-----|-----|--------------------------|
| I_{EM0} | EM0 current. No prescaling. Running prime number calculation code from Flash. | 24 MHz HFXO, all peripheral clocks disabled, $V_{DD} = 3.0 \text{ V}$, $T_{AMB} = 25^\circ\text{C}$ | | 148 | 158 | $\mu\text{A}/\text{MHz}$ |
| | | 24 MHz HFXO, all peripheral clocks disabled, $V_{DD} = 3.0 \text{ V}$, $T_{AMB} = 85^\circ\text{C}$ | | 153 | 163 | $\mu\text{A}/\text{MHz}$ |
| | | 21 MHz HFRCO, all peripheral clocks disabled, $V_{DD} = 3.0 \text{ V}$, $T_{AMB} = 25^\circ\text{C}$ | | 132 | 140 | $\mu\text{A}/\text{MHz}$ |
| | | 21 MHz HFRCO, all peripheral clocks disabled, $V_{DD} = 3.0 \text{ V}$, $T_{AMB} = 85^\circ\text{C}$ | | 134 | 143 | $\mu\text{A}/\text{MHz}$ |
| | | 14 MHz HFRCO, all peripheral clocks disabled, $V_{DD} = 3.0 \text{ V}$, $T_{AMB} = 25^\circ\text{C}$ | | 134 | 143 | $\mu\text{A}/\text{MHz}$ |
| | | 14 MHz HFRCO, all peripheral clocks disabled, $V_{DD} = 3.0 \text{ V}$, $T_{AMB} = 85^\circ\text{C}$ | | 137 | 145 | $\mu\text{A}/\text{MHz}$ |
| | | 11 MHz HFRCO, all peripheral clocks disabled, $V_{DD} = 3.0 \text{ V}$, $T_{AMB} = 25^\circ\text{C}$ | | 136 | 144 | $\mu\text{A}/\text{MHz}$ |
| | | 11 MHz HFRCO, all peripheral clocks disabled, $V_{DD} = 3.0 \text{ V}$, $T_{AMB} = 85^\circ\text{C}$ | | 139 | 148 | $\mu\text{A}/\text{MHz}$ |
| | | 6.6 MHz HFRCO, all peripheral clocks disabled, $V_{DD} = 3.0 \text{ V}$, $T_{AMB} = 25^\circ\text{C}$ | | 142 | 150 | $\mu\text{A}/\text{MHz}$ |
| | | 6.6 MHz HFRCO, all peripheral clocks disabled, $V_{DD} = 3.0 \text{ V}$, $T_{AMB} = 85^\circ\text{C}$ | | 146 | 154 | $\mu\text{A}/\text{MHz}$ |
| I_{EM1} | EM1 current | 24 MHz HFXO, all peripheral clocks disabled, $V_{DD} = 3.0 \text{ V}$, $T_{AMB} = 25^\circ\text{C}$ | | 64 | 68 | $\mu\text{A}/\text{MHz}$ |
| | | 24 MHz HFXO, all peripheral clocks disabled, $V_{DD} = 3.0 \text{ V}$, $T_{AMB} = 85^\circ\text{C}$ | | 67 | 71 | $\mu\text{A}/\text{MHz}$ |
| | | 21 MHz HFRCO, all peripheral clocks disabled, $V_{DD} = 3.0 \text{ V}$, $T_{AMB} = 25^\circ\text{C}$ | | 53 | 57 | $\mu\text{A}/\text{MHz}$ |


| Symbol | Parameter | Condition | Min | Typ | Max | Unit |
|--------------|--|---|--------------|--------------|--------------|------|
| V_{IOOH} | Output high voltage (Production test condition = 3.0V, DRIVEMODE = STANDARD) | Sourcing 0.1 mA, $V_{DD}=1.98$ V, GPIO_Px_CTRL DRIVEMODE = LOWEST | | $0.80V_{DD}$ | | V |
| | | Sourcing 0.1 mA, $V_{DD}=3.0$ V, GPIO_Px_CTRL DRIVEMODE = LOWEST | | $0.90V_{DD}$ | | V |
| | | Sourcing 1 mA, $V_{DD}=1.98$ V, GPIO_Px_CTRL DRIVEMODE = LOW | | $0.85V_{DD}$ | | V |
| | | Sourcing 1 mA, $V_{DD}=3.0$ V, GPIO_Px_CTRL DRIVEMODE = LOW | | $0.90V_{DD}$ | | V |
| | | Sourcing 6 mA, $V_{DD}=1.98$ V, GPIO_Px_CTRL DRIVEMODE = STANDARD | $0.75V_{DD}$ | | | V |
| | | Sourcing 6 mA, $V_{DD}=3.0$ V, GPIO_Px_CTRL DRIVEMODE = STANDARD | $0.85V_{DD}$ | | | V |
| | | Sourcing 20 mA, $V_{DD}=1.98$ V, GPIO_Px_CTRL DRIVEMODE = HIGH | $0.60V_{DD}$ | | | V |
| | | Sourcing 20 mA, $V_{DD}=3.0$ V, GPIO_Px_CTRL DRIVEMODE = HIGH | $0.80V_{DD}$ | | | V |
| V_{IOLL} | Output low voltage (Production test condition = 3.0V, DRIVEMODE = STANDARD) | Sinking 0.1 mA, $V_{DD}=1.98$ V, GPIO_Px_CTRL DRIVEMODE = LOWEST | | $0.20V_{DD}$ | | V |
| | | Sinking 0.1 mA, $V_{DD}=3.0$ V, GPIO_Px_CTRL DRIVEMODE = LOWEST | | $0.10V_{DD}$ | | V |
| | | Sinking 1 mA, $V_{DD}=1.98$ V, GPIO_Px_CTRL DRIVEMODE = LOW | | $0.10V_{DD}$ | | V |
| | | Sinking 1 mA, $V_{DD}=3.0$ V, GPIO_Px_CTRL DRIVEMODE = LOW | | $0.05V_{DD}$ | | V |
| | | Sinking 6 mA, $V_{DD}=1.98$ V, GPIO_Px_CTRL DRIVEMODE = STANDARD | | | $0.30V_{DD}$ | V |
| | | Sinking 6 mA, $V_{DD}=3.0$ V, GPIO_Px_CTRL DRIVEMODE = STANDARD | | | $0.20V_{DD}$ | V |
| | | Sinking 20 mA, $V_{DD}=1.98$ V, GPIO_Px_CTRL DRIVEMODE = HIGH | | | $0.35V_{DD}$ | V |
| | | Sinking 20 mA, $V_{DD}=3.0$ V, GPIO_Px_CTRL DRIVEMODE = HIGH | | | $0.25V_{DD}$ | V |
| I_{IOLEAK} | Input leakage current | High Impedance IO connected to GROUND or Vdd | | ± 0.1 | ± 40 | nA |
| R_{PU} | I/O pin pull-up resistor | | | 40 | | kOhm |

Figure 3.15. Typical High-Level Output Current, 2V Supply Voltage


GPIO_Px_CTRL DRIVEMODE = LOWEST



GPIO_Px_CTRL DRIVEMODE = LOW



GPIO_Px_CTRL DRIVEMODE = STANDARD



GPIO_Px_CTRL DRIVEMODE = HIGH

3.9.4 HFRCO

Table 3.11. HFRCO

| Symbol | Parameter | Condition | Min | Typ | Max | Unit |
|-----------------------|---|-----------------------|-------|------------------|-------|---------------|
| f_{HFRCO} | Oscillation frequency, $V_{DD} = 3.0$ V, $T_{AMB} = 25^\circ\text{C}$ | 24 MHz frequency band | 23.28 | 24.0 | 24.72 | MHz |
| | | 21 MHz frequency band | 20.37 | 21.0 | 21.63 | MHz |
| | | 14 MHz frequency band | 13.58 | 14.0 | 14.42 | MHz |
| | | 11 MHz frequency band | 10.67 | 11.0 | 11.33 | MHz |
| | | 7 MHz frequency band | 6.40 | 6.60 | 6.80 | MHz |
| | | 1 MHz frequency band | 1.15 | 1.20 | 1.25 | MHz |
| $t_{HFRCO_settling}$ | Settling time after start-up | $f_{HFRCO} = 14$ MHz | | 0.6 | | Cycles |
| I_{HFRCO} | Current consumption | $f_{HFRCO} = 24$ MHz | | 158 | 184 | μA |
| | | $f_{HFRCO} = 21$ MHz | | 143 | 175 | μA |
| | | $f_{HFRCO} = 14$ MHz | | 113 | 140 | μA |
| | | $f_{HFRCO} = 11$ MHz | | 101 | 125 | μA |
| | | $f_{HFRCO} = 6.6$ MHz | | 84 | 105 | μA |
| | | $f_{HFRCO} = 1.2$ MHz | | 27 | 40 | μA |
| $TUNESTEP_{HFRCO}$ | Frequency step for LSB change in TUNING value | | | 0.3 ¹ | | % |

¹The TUNING field in the CMU_HFRCOCTRL register may be used to adjust the HFRCO frequency. There is enough adjustment range to ensure that the frequency bands above 7 MHz will always have some overlap across supply voltage and temperature. By using a stable frequency reference such as the LFXO or HFXO, a firmware calibration routine can vary the TUNING bits and the frequency band to maintain the HFRCO frequency at any arbitrary value between 7 MHz and 21 MHz across operating conditions.

Figure 3.21. Calibrated HFRCO 1 MHz Band Frequency vs Supply Voltage and Temperature






Figure 3.25. Calibrated HFRCO 21 MHz Band Frequency vs Supply Voltage and Temperature

3.9.5 AUXHFRCO

Table 3.12. AUXHFRCO


| Symbol | Parameter | Condition | Min | Typ | Max | Unit |
|-------------------------------------|--|--|-------|------|-------|--------|
| f_{AUXHFRCO} | Oscillation frequency, $V_{\text{DD}} = 3.0 \text{ V}$, $T_{\text{AMB}} = 25^\circ\text{C}$ | 21 MHz frequency band | 20.37 | 21.0 | 21.63 | MHz |
| | | 14 MHz frequency band | 13.58 | 14.0 | 14.42 | MHz |
| | | 11 MHz frequency band | 10.67 | 11.0 | 11.33 | MHz |
| | | 7 MHz frequency band | 6.40 | 6.60 | 6.80 | MHz |
| | | 1 MHz frequency band | 1.15 | 1.20 | 1.25 | MHz |
| $t_{\text{AUXHFRCO_settling}}$ | Settling time after start-up | $f_{\text{AUXHFRCO}} = 14 \text{ MHz}$ | | 0.6 | | Cycles |
| $\text{TUNESTEP}_{\text{AUXHFRCO}}$ | Frequency step for LSB change in TUNING value | | | 0.3 | | % |

3.9.6 USHFRCO


Table 3.13. USHFRCO

| Symbol | Parameter | Condition | Min | Typ | Max | Unit |
|------------------------------|----------------------------|---|-------|--------|-------|------|
| f_{USHFRCO} | Oscillation frequency | No Clock Recovery, Full Temperature and Supply Range | 47.10 | 48.00 | 48.90 | MHz |
| | | No Clock Recovery, 25°C, 3.3V | 47.50 | 48.00 | 48.50 | MHz |
| | | USB Active with Clock Recovery, Full Temperature and Supply Range | 47.88 | 48.00 | 48.12 | MHz |
| $\text{TC}_{\text{USHFRCO}}$ | Temperature coefficient | 3.3V | | 0.0175 | | %/°C |
| $\text{VC}_{\text{USHFRCO}}$ | Supply voltage coefficient | 25°C | | 0.0045 | | %/V |


| Symbol | Parameter | Condition | Min | Typ | Max | Unit |
|-------------------------|--|---|-----|-----|-----|----------------|
| | | MODE in ADCn_CTRL set to 0b11 | | | | |
| I _{ADCREF} | Current consumption of internal voltage reference | Internal voltage reference | | 65 | | µA |
| C _{ADCIN} | Input capacitance | | | 2 | | pF |
| R _{ADCIN} | Input ON resistance | | 1 | | | MΩ |
| R _{ADCFILT} | Input RC filter resistance | | | 10 | | kΩ |
| C _{ADCFILT} | Input RC filter/de-coupling capacitance | | | 250 | | fF |
| f _{ADCCLK} | ADC Clock Frequency | | | | 13 | MHz |
| t _{ADCCONV} | Conversion time | 6 bit | 7 | | | ADC-CLK Cycles |
| | | 8 bit | 11 | | | ADC-CLK Cycles |
| | | 12 bit | 13 | | | ADC-CLK Cycles |
| t _{ADCACQ} | Acquisition time | Programmable | 1 | | 256 | ADC-CLK Cycles |
| t _{ADCACQVDD3} | Required acquisition time for VDD/3 reference | | 2 | | | µs |
| t _{ADCSTART} | Startup time of reference generator and ADC core in NORMAL mode | | | 5 | | µs |
| | Startup time of reference generator and ADC core in KEEPADCWARM mode | | | 1 | | µs |
| SNR _{ADC} | Signal to Noise Ratio (SNR) | 1 MSamples/s, 12 bit, single ended, internal 1.25V reference | | 59 | | dB |
| | | 1 MSamples/s, 12 bit, single ended, internal 2.5V reference | | 63 | | dB |
| | | 1 MSamples/s, 12 bit, single ended, V _{DD} reference | | 65 | | dB |
| | | 1 MSamples/s, 12 bit, differential, internal 1.25V reference | | 60 | | dB |
| | | 1 MSamples/s, 12 bit, differential, internal 2.5V reference | | 65 | | dB |
| | | 1 MSamples/s, 12 bit, differential, 5V reference | | 54 | | dB |

Figure 3.31. ADC Absolute Offset, Common Mode = Vdd /2


Offset vs Supply Voltage, Temp = 25°C




Offset vs Temperature, Vdd = 3V

Figure 3.32. ADC Dynamic Performance vs Temperature for all ADC References, Vdd = 3V

Signal to Noise Ratio (SNR)



Spurious-Free Dynamic Range (SFDR)

Figure 3.33. ADC Temperature sensor readout

3.11 Current Digital Analog Converter (IDAC)

Table 3.16. IDAC Range 0 Source

| Symbol | Parameter | Condition | Min | Typ | Max | Unit |
|--------------------------------|---|---|-----|------|-----|-------|
| I _{IDAC} | Active current with STEPSEL=0x10 | EM0, default settings | | 13.0 | | µA |
| | Duty-cycled | | | 10 | | nA |
| I _{0x10} | Nominal IDAC output current with STEPSEL=0x10 | | | 0.85 | | µA |
| I _{STEP} | Step size | | | 0.05 | | µA |
| I _D | Current drop at high impedance load | V _{IDAC_OUT} = V _{DD} - 100mV | | 0.79 | | % |
| TC _{IDAC} | Temperature coefficient | V _{DD} = 3.0V, STEPSEL=0x10 | | 0.3 | | nA/°C |
| V _C _{IDAC} | Voltage coefficient | T = 25 °C, STEPSEL=0x10 | | 11.7 | | nA/V |

Table 3.17. IDAC Range 0 Sink

| Symbol | Parameter | Condition | Min | Typ | Max | Unit |
|--------------------------------|---|---------------------------------------|-----|------|-----|-------|
| I _{IDAC} | Active current with STEPSEL=0x10 | EM0, default settings | | 15.1 | | µA |
| I _{0x10} | Nominal IDAC output current with STEPSEL=0x10 | | | 0.85 | | µA |
| I _{STEP} | Step size | | | 0.05 | | µA |
| I _D | Current drop at high impedance load | V _{IDAC_OUT} = 200 mV | | 0.30 | | % |
| TC _{IDAC} | Temperature coefficient | V _{DD} = 3.0 V, STEPSEL=0x10 | | 0.2 | | nA/°C |
| V _C _{IDAC} | Voltage coefficient | T = 25 °C, STEPSEL=0x10 | | 12.5 | | nA/V |

Table 3.18. IDAC Range 1 Source

| Symbol | Parameter | Condition | Min | Typ | Max | Unit |
|--------------------|---|---|-----|------|-----|-------|
| I _{IDAC} | Active current with STEPSEL=0x10 | EM0, default settings | | 14.4 | | µA |
| | | Duty-cycled | | 10 | | nA |
| I _{0x10} | Nominal IDAC output current with STEPSEL=0x10 | | | 3.2 | | µA |
| I _{STEP} | Step size | | | 0.1 | | µA |
| I _D | Current drop at high impedance load | V _{IDAC_OUT} = V _{DD} - 100mV | | 0.75 | | % |
| TC _{IDAC} | Temperature coefficient | V _{DD} = 3.0 V, STEPSEL=0x10 | | 0.7 | | nA/°C |
| VC _{IDAC} | Voltage coefficient | T = 25 °C, STEPSEL=0x10 | | 38.4 | | nA/V |

Table 3.19. IDAC Range 1 Sink

| Symbol | Parameter | Condition | Min | Typ | Max | Unit |
|--------------------|---|---------------------------------------|-----|------|-----|-------|
| I _{IDAC} | Active current with STEPSEL=0x10 | EM0, default settings | | 19.4 | | µA |
| I _{0x10} | Nominal IDAC output current with STEPSEL=0x10 | | | 3.2 | | µA |
| I _{STEP} | Step size | | | 0.1 | | µA |
| I _D | Current drop at high impedance load | V _{IDAC_OUT} = 200 mV | | 0.32 | | % |
| TC _{IDAC} | Temperature coefficient | V _{DD} = 3.0 V, STEPSEL=0x10 | | 0.7 | | nA/°C |
| VC _{IDAC} | Voltage coefficient | T = 25 °C, STEPSEL=0x10 | | 40.9 | | nA/V |

Table 3.20. IDAC Range 2 Source

| Symbol | Parameter | Condition | Min | Typ | Max | Unit |
|--------------------|---|---|-----|------|-----|-------|
| I _{IDAC} | Active current with STEPSEL=0x10 | EM0, default settings | | 17.3 | | µA |
| | | Duty-cycled | | 10 | | nA |
| I _{0x10} | Nominal IDAC output current with STEPSEL=0x10 | | | 8.5 | | µA |
| I _{STEP} | Step size | | | 0.5 | | µA |
| I _D | Current drop at high impedance load | V _{IDAC_OUT} = V _{DD} - 100mV | | 1.22 | | % |
| TC _{IDAC} | Temperature coefficient | V _{DD} = 3.0 V, STEPSEL=0x10 | | 2.8 | | nA/°C |
| VC _{IDAC} | Voltage coefficient | T = 25 °C, STEPSEL=0x10 | | 96.6 | | nA/V |

Table 3.21. IDAC Range 2 Sink

| Symbol | Parameter | Condition | Min | Typ | Max | Unit |
|-------------------|----------------------------------|-----------------------|-----|------|-----|------|
| I _{IDAC} | Active current with STEPSEL=0x10 | EM0, default settings | | 29.3 | | µA |

| Symbol | Parameter | Condition | Min | Typ | Max | Unit |
|-------------|---|--|-----|------|-----|-------------------------------|
| I_{0x10} | Nominal IDAC output current with STEPSEL=0x10 | | | 8.5 | | μA |
| I_{STEP} | Step size | | | 0.5 | | μA |
| I_D | Current drop at high impedance load | $V_{IDAC_OUT} = 200 \text{ mV}$ | | 0.62 | | % |
| TC_{IDAC} | Temperature coefficient | $V_{DD} = 3.0 \text{ V}$, STEPSEL=0x10 | | 2.8 | | $nA/\text{ }^{\circ}\text{C}$ |
| VC_{IDAC} | Voltage coefficient | $T = 25 \text{ }^{\circ}\text{C}$, STEPSEL=0x10 | | 94.4 | | nA/V |

Table 3.22. IDAC Range 3 Source


| Symbol | Parameter | Condition | Min | Typ | Max | Unit |
|-------------|---|--|-----|-------|-----|-------------------------------|
| I_{IDAC} | Active current with STEPSEL=0x10 | EM0, default settings | | 18.7 | | μA |
| | | Duty-cycled | | 10 | | nA |
| I_{0x10} | Nominal IDAC output current with STEPSEL=0x10 | | | 33.9 | | μA |
| I_{STEP} | Step size | | | 2.0 | | μA |
| I_D | Current drop at high impedance load | $V_{IDAC_OUT} = V_{DD} - 100 \text{ mV}$ | | 3.54 | | % |
| TC_{IDAC} | Temperature coefficient | $V_{DD} = 3.0 \text{ V}$, STEPSEL=0x10 | | 10.9 | | $nA/\text{ }^{\circ}\text{C}$ |
| VC_{IDAC} | Voltage coefficient | $T = 25 \text{ }^{\circ}\text{C}$, STEPSEL=0x10 | | 159.5 | | nA/V |

Table 3.23. IDAC Range 3 Sink


| Symbol | Parameter | Condition | Min | Typ | Max | Unit |
|-------------|---|--|-----|-------|-----|-------------------------------|
| I_{IDAC} | Active current with STEPSEL=0x10 | EM0, default settings | | 62.5 | | μA |
| I_{0x10} | Nominal IDAC output current with STEPSEL=0x10 | | | 34.1 | | μA |
| I_{STEP} | Step size | | | 2.0 | | μA |
| I_D | Current drop at high impedance load | $V_{IDAC_OUT} = 200 \text{ mV}$ | | 1.75 | | % |
| TC_{IDAC} | Temperature coefficient | $V_{DD} = 3.0 \text{ V}$, STEPSEL=0x10 | | 10.9 | | $nA/\text{ }^{\circ}\text{C}$ |
| VC_{IDAC} | Voltage coefficient | $T = 25 \text{ }^{\circ}\text{C}$, STEPSEL=0x10 | | 148.6 | | nA/V |

Table 3.24. IDAC


| Symbol | Parameter | Min | Typ | Max | Unit |
|-----------------|---|-----|-----|-----|---------|
| $t_{IDACSTART}$ | Start-up time, from enabled to output settled | | 40 | | μs |

Figure 3.35. IDAC Sink Current as a function of voltage from IDAC_OUT


Range 0





Range 1



Range 2



Range 3

Figure 3.36. IDAC linearity

3.12 Analog Comparator (ACMP)

Table 3.25. ACMP

| Symbol | Parameter | Condition | Min | Typ | Max | Unit |
|------------------|---|---|-----|------|----------|---------|
| V_{ACMPIN} | Input voltage range | | 0 | | V_{DD} | V |
| V_{ACMPCM} | ACMP Common Mode voltage range | | 0 | | V_{DD} | V |
| I_{ACMP} | Active current | BIASPROG=0b0000, FULL-BIAS=0 and HALFBIAS=1 in ACMPn_CTRL register | | 0.1 | 0.4 | μA |
| | | BIASPROG=0b1111, FULL-BIAS=0 and HALFBIAS=0 in ACMPn_CTRL register | | 2.87 | 15 | μA |
| | | BIASPROG=0b1111, FULL-BIAS=1 and HALFBIAS=0 in ACMPn_CTRL register | | 195 | 520 | μA |
| $I_{ACMPREF}$ | Current consumption of internal voltage reference | Internal voltage reference off. Using external voltage reference | | 0 | | μA |
| | | Internal voltage reference | | 5 | | μA |
| $V_{ACMPOFFSET}$ | Offset voltage | BIASPROG= 0b1010, FULL-BIAS=0 and HALFBIAS=0 in ACMPn_CTRL register | -12 | 0 | 12 | mV |
| $V_{ACMPHYST}$ | ACMP hysteresis | Programmable | | 17 | | mV |
| R_{CSRES} | Capacitive Sense Internal Resistance | CSRESSEL=0b00 in ACMPn_INPUTSEL | | 40 | | kOhm |
| | | CSRESSEL=0b01 in ACMPn_INPUTSEL | | 70 | | kOhm |
| | | CSRESSEL=0b10 in ACMPn_INPUTSEL | | 101 | | kOhm |
| | | CSRESSEL=0b11 in ACMPn_INPUTSEL | | 132 | | kOhm |
| $t_{ACMPSTART}$ | Startup time | | | | 10 | μs |

The total ACMP current is the sum of the contributions from the ACMP and its internal voltage reference as given in Equation 3.1 (p. 47) . $I_{ACMPREF}$ is zero if an external voltage reference is used.

Total ACMP Active Current

$$I_{ACMPTOTAL} = I_{ACMP} + I_{ACMPREF} \quad (3.1)$$

3.13 Voltage Comparator (VCMP)

Table 3.26. VCMP

| Symbol | Parameter | Condition | Min | Typ | Max | Unit |
|------------------|----------------------------------|---|-----|----------|-----|---------|
| $V_{VCMPPIN}$ | Input voltage range | | | V_{DD} | | V |
| V_{VCMPCM} | VCMP Common Mode voltage range | | | V_{DD} | | V |
| I_{VCMP} | Active current | BIASPROG=0b0000 and HALFBIAS=1 in VCMPn_CTRL register | | 0.2 | | μA |
| | | BIASPROG=0b1111 and HALFBIAS=0 in VCMPn_CTRL register. LPREF=0. | | 22 | 35 | μA |
| $t_{VCMPREF}$ | Startup time reference generator | NORMAL | | 10 | | μs |
| $V_{VCMPOFFSET}$ | Offset voltage | Single ended | | 10 | | mV |
| | | Differential | | 10 | | mV |
| $V_{VCMPHYST}$ | VCMP hysteresis | | | 17 | | mV |
| $t_{VCMPSTART}$ | Startup time | | | | 10 | μs |

The V_{DD} trigger level can be configured by setting the TRIGLEVEL field of the VCMP_CTRL register in accordance with the following equation:

VCMP Trigger Level as a Function of Level Setting

$$V_{DD \text{ Trigger Level}} = 1.667V + 0.034 \times \text{TRIGLEVEL} \quad (3.2)$$

3.14 I2C

Table 3.27. I2C Standard-mode (Sm)

| Symbol | Parameter | Min | Typ | Max | Unit |
|--------------|--|-----|-----|--------------|---------|
| f_{SCL} | SCL clock frequency | 0 | | 100^1 | kHz |
| t_{LOW} | SCL clock low time | 4.7 | | | μs |
| t_{HIGH} | SCL clock high time | 4.0 | | | μs |
| $t_{SU,DAT}$ | SDA set-up time | 250 | | | ns |
| $t_{HD,DAT}$ | SDA hold time | 8 | | $3450^{2,3}$ | ns |
| $t_{SU,STA}$ | Repeated START condition set-up time | 4.7 | | | μs |
| $t_{HD,STA}$ | (Repeated) START condition hold time | 4.0 | | | μs |
| $t_{SU,STO}$ | STOP condition set-up time | 4.0 | | | μs |
| t_{BUF} | Bus free time between a STOP and START condition | 4.7 | | | μs |

¹For the minimum HFPERCLK frequency required in Standard-mode, see the I2C chapter in the EFM32HG Reference Manual.

²The maximum SDA hold time ($t_{HD,DAT}$) needs to be met only when the device does not stretch the low time of SCL (t_{LOW}).

³When transmitting data, this number is guaranteed only when $I2Cn_CLKDIV < ((3450 * 10^{-9}) [s] * f_{HFPERCLK} [\text{Hz}]) - 5$.

| Symbol | Parameter | Condition | Min | Typ | Max | Unit |
|-------------------|--------------|----------------------------------|-----|------|-----|---------|
| I _{PCNT} | PCNT current | PCNT idle current, clock enabled | | 100 | | nA |
| I _{RTC} | RTC current | RTC idle current, clock enabled | | 100 | | nA |
| I _{AES} | AES current | AES idle current, clock enabled | | 2.5 | | µA/ MHz |
| I _{GPIO} | GPIO current | GPIO idle current, clock enabled | | 5.31 | | µA/ MHz |
| I _{PRS} | PRS current | PRS idle current | | 2.81 | | µA/ MHz |
| I _{DMA} | DMA current | Clock enable | | 8.12 | | µA/ MHz |

| CSP36 Pin# and Name | | Pin Alternate Functionality / Description | | | |
|---------------------|-----------|---|---|---|--|
| Pin # | Pin Name | Analog | Timers | Communication | Other |
| | | | | LEU0_RX #5 USB_DP | |
| A3 | VSS | Ground. | | | |
| A4 | IOVDD_5 | Digital IO power supply 5. | | | |
| A5 | PE12 | ADC0_CH0 | TIM1_CC2 #1 TIM2_CC1 #3 | US0_RX #3 US0_CLK #0/6 I2C0_SDA #6 | CMU_CLK1 #2 PRS_CH1 #3 |
| A6 | PA0 | | TIM0_CC1 #6 TIM0_CC0 #0/1/4 PCNT0_S0IN #4 | USB_DMPU #0 US1_RX #4 LEU0_RX #4 I2C0_SDA #0 | PRS_CH0 #0 PRS_CH3 #3 GPIO_EM4WU0 |
| B1 | USB_VREGI | | | | |
| B2 | PF0 | | TIM0_CC0 #5 | US1_CLK #2 LEU0_TX #3 I2C0_SDA #5 | DBG_SWCLK #0 BOOT_TX |
| B3 | PF2 | | TIM0_CC2 #5/6 TIM2_CC0 #3 | US1_TX #4 LEU0_TX #4 | CMU_CLK0 #3 PRS_CH0 #3 GPIO_EM4WU4 |
| B4 | PE10 | | TIM1_CC0 #1 | US0_TX #0 | PRS_CH2 #2 |
| B5 | PE13 | ADC0_CH1 | TIM2_CC2 #3 | US0_TX #3 US0_CS #0/6 I2C0_SCL #6 | ACMP0_O #0 PRS_CH2 #3 GPIO_EM4WU5 |
| B6 | PA1 | | TIM0_CC0 #6 TIM0_CC1 #0/1 | I2C0_SCL #0 | CMU_CLK1 #0 PRS_CH1 #0 |
| C1 | USB_VREGO | | | | |
| C2 | VDD_DREG | Power supply for on-chip voltage regulator. | | | |
| C3 | PF1 | | TIM0_CC1 #5 | US1_CS #2 LEU0_RX #3 I2C0_SCL #5 | DBG_SWDIO #0 GPIO_EM4WU3 BOOT_RX |
| C4 | PE11 | | TIM1_CC1 #1 | US0_RX #0 | PRS_CH3 #2 |
| C5 | PA2 | | TIM0_CC2 #0/1 | | CMU_CLK0 #0 |
| C6 | IOVDD_0 | Digital IO power supply 0. | | | |
| D1 | DECOPPLE | Decouple output for on-chip voltage regulator. An external capacitance of size C _{DECOPPLE} is required at this pin. | | | |
| D2 | VSS_DREG | Ground for on-chip voltage regulator. | | | |
| D3 | PD6 | ADC0_CH6 | TIM1_CC0 #4 PCNT0_S0IN #3 | US1_RX #2/3 I2C0_SDA #1 | ACMP0_O #2 |
| D4 | PC1 | ACMP0_CH1 | TIM0_CC2 #4 PCNT0_S1IN #2 | US0_RX #5/6 US1_TX #5 US1_RX #0 I2C0_SCL #4 | PRS_CH3 #0 |
| D5 | PC0 | ACMP0_CH0 | TIM0_CC1 #4 PCNT0_S0IN #2 | US0_TX #5/6 US1_TX #0 US1_CS #5 I2C0_SDA #4 | PRS_CH2 #0 |
| D6 | VSS | Ground. | | | |
| E1 | PD7 | ADC0_CH7 | TIM1_CC1 #4 PCNT0_S1IN #3 | US1_TX #2/3 I2C0_SCL #1 | CMU_CLK0 #2 |
| E2 | VSS | Ground. | | | |
| E3 | AVSS_0 | Analog ground 0. | | | |
| E4 | AVDD_0 | Analog power supply 0. | | | |
| E5 | RESETn | Reset input, active low. | | | |

| CSP36 Pin# and Name | | Pin Alternate Functionality / Description | | | | |
|---------------------|----------|--|------------------------------|--|----------------------------|---------------------------|
| Pin # | Pin Name | Analog | Timers | | Communication | Other |
| | | To apply an external reset source to this pin, it is required to only drive this pin low during reset, and let the internal pull-up ensure that reset is released. | | | | |
| E6 | PB7 | LFXTAL_P | TIM1_CC0 #3 | | US0_TX #4 US1_CLK #0 | |
| F1 | PD5 | ADC0_CH5 | | | LEU0_RX #0 | |
| F2 | PB14 | HFXTAL_N | | | US0_CS #4/5 LEU0_RX #1 | |
| F3 | PB13 | HFXTAL_P | | | US0_CLK #4/5 LEU0_TX #1 | |
| F4 | AVDD_1 | Analog power supply 1. | | | | |
| F5 | PB11 | IDAC0_OUT | TIM1_CC2 #3 PCNT0_S1IN #4 | | US1_CLK #4 | CMU_CLK1 #3 ACMP0_O #3 |
| F6 | PB8 | LFXTAL_N | TIM1_CC1 #3 | | US0_RX #4 US1_CS #0 | |

4.2 Alternate Functionality Pinout


A wide selection of alternate functionality is available for multiplexing to various pins. This is shown in Table 4.2 (p. 54). The table shows the name of the alternate functionality in the first column, followed by columns showing the possible LOCATION bitfield settings.

Note

Some functionality, such as analog interfaces, do not have alternate settings or a LOCATION bitfield. In these cases, the pinout is shown in the column corresponding to LOCATION 0.

Table 4.2. Alternate functionality overview

| Alternate | LOCATION | | | | | | | |
|---------------|----------|---|------|------|---|---|---|---|
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| ACMP0_CH0 | PC0 | | | | | | | Analog comparator ACMP0, channel 0. |
| ACMP0_CH1 | PC1 | | | | | | | Analog comparator ACMP0, channel 1. |
| ACMP0_O | PE13 | | PD6 | PB11 | | | | Analog comparator ACMP0, digital output. |
| ADC0_CH0 | PE12 | | | | | | | Analog to digital converter ADC0, input channel number 0. |
| ADC0_CH1 | PE13 | | | | | | | Analog to digital converter ADC0, input channel number 1. |
| ADC0_CH5 | PD5 | | | | | | | Analog to digital converter ADC0, input channel number 5. |
| ADC0_CH6 | PD6 | | | | | | | Analog to digital converter ADC0, input channel number 6. |
| ADC0_CH7 | PD7 | | | | | | | Analog to digital converter ADC0, input channel number 7. |
| BOOT_RX | PF1 | | | | | | | Bootloader RX. |
| BOOT_TX | PF0 | | | | | | | Bootloader TX. |
| CMU_CLK0 | PA2 | | PD7 | PF2 | | | | Clock Management Unit, clock output number 0. |
| CMU_CLK1 | PA1 | | PE12 | PB11 | | | | Clock Management Unit, clock output number 1. |
| DBG_SWCLK | PF0 | | | | | | | Debug-interface Serial Wire clock input. Note that this function is enabled to pin out of reset, and has a built-in pull down. |
| DBG_SWDIO | PF1 | | | | | | | Debug-interface Serial Wire data input / output. |

Figure 5.3. CSP36 PCB Stencil Design**Table 5.3. CSP36 PCB Stencil Design Dimensions (Dimensions in mm)**

| Symbol | Dim. (mm) |
|--------|-----------|
| X | 0.20 |
| C1 | 2.00 |
| C2 | 2.00 |
| E1 | 0.40 |
| E2 | 0.40 |

1. The drawings are not to scale.
2. All dimensions are in millimeters.
3. All drawings are subject to change without notice.
4. The PCB Land Pattern drawing is in compliance with IPC-7351B.
5. Stencil thickness 0.075 mm (3 mils).
6. For detailed pin-positioning, see Figure 4.2 (p. 57) .

5.2 Soldering Information


The latest IPC/JEDEC J-STD-020 recommendations for Pb-Free reflow soldering should be followed.

6 Chip Marking, Revision and Errata

6.1 Chip Marking

In the illustration below package fields and position are shown.

Figure 6.1. Example Chip Marking (top view)



6.2 Revision

The revision of a chip can be determined from the "Revision" field in Figure 6.1 (p. 61) .

6.3 Errata

Please see the errata document for EFM32HG350 for description and resolution of device erratas. This document is available in Simplicity Studio and online at:
<http://www.silabs.com/support/pages/document-library.aspx?p=MCUs--32-bit>

List of Equations

| | |
|--|----|
| 3.1. Total ACMP Active Current | 47 |
| 3.2. VCMP Trigger Level as a Function of Level Setting | 49 |