



Welcome to **E-XFL.COM**

Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	1232
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	140
Number of Gates	8000
Voltage - Supply	4.5V ~ 5.5V
Mounting Type	Through Hole
Operating Temperature	-55°C ~ 125°C (TJ)
Package / Case	176-BCPGA
Supplier Device Package	176-CPGA (39.88x39.88)
Purchase URL	https://www.e-xfl.com/product-detail/microsemi/5962-9215601mxc

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Table of Contents

ACT 2 Family Overview	
General Description	
Detailed Specifications	
Operating Conditions	
Package Thermal Characteristics	
Power Dissipation	
ACT 2 Timing Model ¹	
Pin Descriptions	2-21
Package Pin Assignments	
PL84	
PQ100	
PQ144	
PQ160	
VQ100	
CQ172	
PG100	
PG132	
PG176	
Datasheet Information	
List of Changes	4-1
Datasheet Categories	
Safety Critical, Life Support, and High-Reliability Applications Policy	



2 - Detailed Specifications

Operating Conditions

Table 2-1 • Absolute Maximum Ratings¹

Symbol	Parameter	Limits	Units
VCC	DC supply voltage	-0.5 to +7.0	V
VI	Input voltage	-0.5 to VCC + 0.5	V
VO	Output voltage	-0.5 to VCC + 0.5	V
IIO	I/O source sink current ²	±20	mA
T _{STG}	Storage temperature	-65 to +150	°C

Notes:


- 1. Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum rated conditions for extended periods may affect device reliability. Device should not be operated outside the recommended operating conditions.
- 2. Device inputs are normally high impedance and draw extremely low current. However, when input voltage is greater than VCC + 0.5 V for less than GND -0.5 V, the internal protection diodes will be forward biased and can draw excessive current.

Table 2-2 • Recommended Operating Conditions

Parameter	Commercial	Industrial	Military	Units
Temperature range*	0 to +70	-40 to +85	-55 to +125	°C
Power supply tolerance	±5	±10	±10	%VCC

Note: *Ambient temperature (T_A) is used for commercial and industrial; case temperature (T_C) is used for military.

ACT 2 Timing Model¹



Notes:

- 1. Values shown for A1240A-2 at worst-case commercial conditions.
- 2. Input module predicted routing delay

Figure 2-1 • Timing Model



Parameter Measurement




Figure 2-2 • Output Buffer Delays




Figure 2-3 • AC Test Loads




Figure 2-4 • Input Buffer Delays

2-8 Revision 8



Timing Derating Factor (Temperature and Voltage)

Table 2-9 • Timing Derating Factor (Temperature and Voltage)


(Commercial Minimum/Maximum Specification) x	Industrial		Military	
	Min.	Max.	Min.	Max.
	0.69	1.11	0.67	1.23

Table 2-10 • Timing Derating Factor for Designs at Typical Temperature ($T_J = 25^{\circ}C$) and Voltage (5.0 V)

(Commercial Maximum Specification) x	0.85
--------------------------------------	------

Table 2-11 • Temperature and Voltage Derating Factors (normalized to Worst-Case Commercial, TJ = 4.75 V, 70°C)

	-55	-40	0	25	70	85	125
4.50	0.75	0.79	0.86	0.92	1.06	1.11	1.23
4.75	0.71	0.75	0.82	0.87	1.00	1.05	1.13
5.00	0.69	0.72	0.80	0.85	0.97	1.02	1.13
5.25	0.68	0.69	0.77	0.82	0.95	0.98	1.09
5.50	0.67	0.69	0.76	0.81	0.93	0.97	1.08



Note: This derating factor applies to all routing and propagation delays.

Figure 2-9 • Junction Temperature and Voltage Derating Curves (normalized to Worst-Case Commercial, T_J = 4.75 V, 70°C)



A1225A Timing Characteristics

Table 2-12 • A1225A Worst-Case Commercial Conditions, VCC = 4.75 V, T,I = 70°C

Logic Module Propagation Delays ¹ Parameter/Description		–2 S _I	oeed ³	-1 Speed		Std. Speed		Units
		Min.	Max.	Min.	Max.	Min.	Max.	
t _{PD1}	Single Module		3.8		4.3		5.0	ns
t _{CO}	Sequential Clock to Q		3.8		4.3		5.0	ns
t _{GO}	Latch G to Q		3.8		4.3		5.0	ns
t _{RS}	Flip-Flop (Latch) Reset to Q		3.8		4.3		5.0	ns
Predicte	d Routing Delays ²					•		
t _{RD1}	FO = 1 Routing Delay		1.1		1.2		1.4	ns
t _{RD2}	FO = 2 Routing Delay		1.7		1.9		2.2	ns
t _{RD3}	FO = 3 Routing Delay		2.3		2.6		3.0	ns
t _{RD4}	FO = 4 Routing Delay		2.8		3.1		3.7	ns
t _{RD8}	FO = 8 Routing Delay		4.4		4.9		5.8	ns
Sequenti	al Timing Characteristics ^{3,4}							
t _{SUD}	Flip-Flop (Latch) Data Input Setup	0.4		0.4		0.5		ns
t _{HD}	Flip-Flop (Latch) Data Input Hold	0.0		0.0		0.0		ns
t _{SUENA}	Flip-Flop (Latch) Enable Setup	8.0		0.9		1.0		ns
t _{HENA}	Flip-Flop (Latch) Enable Hold	0.0		0.0		0.0		ns
t _{WCLKA}	Flip-Flop (Latch) Clock Active Pulse Width	4.5		5.0		6.0		ns
t _{WASYN}	Flip-Flop (Latch) Clock Asynchronous Pulse Width	4.5		5.0		6.0		ns
t _A	Flip-Flop Clock Input Period	9.4		11.0		13.0		ns
t _{INH}	Input Buffer Latch Hold	0.0		0.0		0.0		ns
t _{INSU}	Input Buffer Latch Setup	0.4		0.4		0.5		ns
t _{OUTH}	Output Buffer Latch Hold	0.0		0.0		0.0		ns
t _{outsu}	Output Buffer Latch Setup	0.4		0.4		0.5		ns
f _{MAX}	Flip-Flop (Latch) Clock Frequency		105.0		90.0		75.0	MHz

Notes:

- 1. For dual-module macros, use $t_{PD1} + t_{RD1} + t_{PDn}$, $t_{CO} + t_{RD1} + t_{PDn}$, or $t_{PD1} + t_{RD1} + t_{SUD}$ —whichever is appropriate.
- Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.
- 3. Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be obtained from the DirectTime Analyzer utility.
- 4. Setup and hold timing parameters for the Input Buffer Latch are defined with respect to the PAD and the D input. External setup/hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external PAD signal to the G input subtracts (adds) to the internal setup (hold) time.

2-12 Revision 8



A1240A Timing Characteristics

Table 2-15 • A1240A Worst-Case Commercial Conditions, VCC = 4.75 V, T,I = 70°C

Logic Module Propagation Delays ¹		–2 Speed ³		-1 Speed		Std. Speed	
r/Description	Min.	Max.	Min.	Max.	Min.	Max.]
Single Module		3.8		4.3		5.0	ns
Sequential Clock to Q		3.8		4.3		5.0	ns
Latch G to Q		3.8		4.3		5.0	ns
Flip-Flop (Latch) Reset to Q		3.8		4.3		5.0	ns
Routing Delays ²							
FO = 1 Routing Delay		1.4		1.5		1.8	ns
FO = 2 Routing Delay		1.7		2.0		2.3	ns
FO = 3 Routing Delay		2.3		2.6		3.0	ns
FO = 4 Routing Delay		3.1		3.5		4.1	ns
FO = 8 Routing Delay		4.7		5.4		6.3	ns
al Timing Characteristics ^{3,4}							
Flip-Flop (Latch) Data Input Setup	0.4		0.4		0.5		ns
Flip-Flop (Latch) Data Input Hold	0.0		0.0		0.0		ns
Flip-Flop (Latch) Enable Setup	8.0		0.9		1.0		ns
Flip-Flop (Latch) Enable Hold	0.0		0.0		0.0		ns
Flip-Flop (Latch) Clock Active Pulse Width	4.5		6.0		6.5		ns
Flip-Flop (Latch) Clock Asynchronous Pulse Width	4.5		6.0		6.5		ns
Flip-Flop Clock Input Period	9.8		12.0		15.0		ns
Input Buffer Latch Hold	0.0		0.0		0.0		ns
Input Buffer Latch Setup	0.4		0.4		0.5		ns
Output Buffer Latch Hold	0.0		0.0		0.0		ns
Output Buffer Latch Setup	0.4		0.4		0.5		ns
Flip-Flop (Latch) Clock Frequency		100.0		80.0		66.0	MHz
	Single Module Sequential Clock to Q Latch G to Q Flip-Flop (Latch) Reset to Q Routing Delays² FO = 1 Routing Delay FO = 2 Routing Delay FO = 4 Routing Delay FO = 8 Routing Delay FO = 8 Routing Delay FO = 8 Routing Delay FIp-Flop (Latch) Data Input Setup Flip-Flop (Latch) Data Input Hold Flip-Flop (Latch) Enable Setup Flip-Flop (Latch) Enable Hold Flip-Flop (Latch) Clock Active Pulse Width Flip-Flop Clock Input Period Input Buffer Latch Hold Input Buffer Latch Hold Output Buffer Latch Hold Output Buffer Latch Hold	Single Module Sequential Clock to Q Latch G to Q Flip-Flop (Latch) Reset to Q Routing Delays FO = 1 Routing Delay FO = 2 Routing Delay FO = 4 Routing Delay FO = 8 Routing Delay FO = 8 Routing Delay FO = 8 Routing Delay FIp-Flop (Latch) Data Input Setup Flip-Flop (Latch) Data Input Hold Flip-Flop (Latch) Enable Setup Flip-Flop (Latch) Enable Hold Flip-Flop (Latch) Clock Active Pulse Width Flip-Flop Clock Input Period Input Buffer Latch Hold Output Buffer Latch Setup	Single Module Sequential Clock to Q Sequential Clock Sequential Se	Single Module	Single Module 3.8 4.3	Min. Max. Min. Max. Min. Max. Min. Min. Max. Min. Min.	Min. Max. Min. Min. Max. Min. Max. Min. Max. Min. Max. Min.

Notes:

- 1. For dual-module macros, use $t_{PD1} + t_{RD1} + t_{PDn}$, $t_{CO} + t_{RD1} + t_{PDn}$, or $t_{PD1} + t_{RD1} + t_{SUD}$ —whichever is appropriate.
- Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for
 estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case
 performance. Post-route timing is based on actual routing delay measurements performed on the device prior to
 shipment.
- 3. Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be obtained from the DirectTime Analyzer utility.
- 4. Setup and hold timing parameters for the Input Buffer Latch are defined with respect to the PAD and the D input. External setup/hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external PAD signal to the G input subtracts (adds) to the internal setup (hold) time.



A1280A Timing Characteristics

Table 2-18 • A1280A Worst-Case Commercial Conditions, VCC = 4.75 V, T,I = 70°C

		–2 Speed ³			I	peed	Units
Parameter/Description		Max.	Min.	Max.	Min.	Max.	
Single Module		3.8		4.3		5.0	ns
Sequential Clock to Q		3.8		4.3		5.0	ns
Latch G to Q		3.8		4.3		5.0	ns
Flip-Flop (Latch) Reset to Q		3.8		4.3		5.0	ns
Routing Delays ²							
FO = 1 Routing Delay		1.7		2.0		2.3	ns
FO = 2 Routing Delay		2.5		2.8		3.3	ns
FO = 3 Routing Delay		3.0		3.4		4.0	ns
FO = 4 Routing Delay		3.7		4.2		4.9	ns
FO = 8 Routing Delay		6.7		7.5		8.8	ns
Il Timing Characteristics ^{3,4}							
Flip-Flop (Latch) Data Input Setup	0.4		0.4		0.5		ns
Flip-Flop (Latch) Data Input Hold	0.0		0.0		0.0		ns
Flip-Flop (Latch) Enable Setup	8.0		0.9		1.0		ns
Flip-Flop (Latch) Enable Hold	0.0		0.0		0.0		ns
Flip-Flop (Latch) Clock Active Pulse Width	5.5		6.0		7.0		ns
Flip-Flop (Latch) Clock Asynchronous Pulse Width	5.5		6.0		7.0		ns
Flip-Flop Clock Input Period	11.7		13.3		18.0		ns
Input Buffer Latch Hold	0.0		0.0		0.0		ns
Input Buffer Latch Setup	0.4		0.4		0.5		ns
Output Buffer Latch Hold	0.0		0.0		0.0		ns
Output Buffer Latch Setup	0.4		0.4		0.5		ns
Flip-Flop (Latch) Clock Frequency		85.0		75.0		50.0	MHz
	Sequential Clock to Q Latch G to Q Flip-Flop (Latch) Reset to Q Routing Delays² FO = 1 Routing Delay FO = 2 Routing Delay FO = 3 Routing Delay FO = 8 Routing Delay I Timing Characteristics³,4 Flip-Flop (Latch) Data Input Setup Flip-Flop (Latch) Data Input Hold Flip-Flop (Latch) Enable Setup Flip-Flop (Latch) Enable Hold Flip-Flop (Latch) Clock Active Pulse Width Flip-Flop Clock Input Period Input Buffer Latch Hold Output Buffer Latch Hold Output Buffer Latch Setup	Sequential Clock to Q Latch G to Q Flip-Flop (Latch) Reset to Q Routing Delays² FO = 1 Routing Delay FO = 2 Routing Delay FO = 3 Routing Delay FO = 8 Routing Delay I Timing Characteristics³,⁴ Flip-Flop (Latch) Data Input Setup Flip-Flop (Latch) Data Input Hold Flip-Flop (Latch) Enable Setup Flip-Flop (Latch) Enable Hold Flip-Flop (Latch) Clock Active Pulse Width Flip-Flop Clock Input Period Input Buffer Latch Hold Output Buffer Latch Hold Output Buffer Latch Setup Output Buffer Latch Setup	Sequential Clock to Q Latch G to Q Flip-Flop (Latch) Reset to Q Routing Delays² FO = 1 Routing Delay FO = 2 Routing Delay FO = 3 Routing Delay FO = 8 Routing Delay 1.7 FO = 8 Routing Delay Timing Characteristics³,4 Flip-Flop (Latch) Data Input Setup Flip-Flop (Latch) Data Input Hold Flip-Flop (Latch) Enable Setup Flip-Flop (Latch) Enable Hold Flip-Flop (Latch) Clock Active Pulse Width Flip-Flop Clock Input Period Input Buffer Latch Hold Output Buffer Latch Hold Output Buffer Latch Hold Output Buffer Latch Hold Output Buffer Latch Setup Output Buffer Latch Setup	Sequential Clock to Q 3.8 Latch G to Q 3.8 Flip-Flop (Latch) Reset to Q 3.8 Routing Delays² FO = 1 Routing Delay 1.7 FO = 2 Routing Delay 3.0 FO = 3 Routing Delay 3.7 FO = 8 Routing Delay 6.7 I Timing Characteristics 3.4 Flip-Flop (Latch) Data Input Setup 0.4 0.4 Flip-Flop (Latch) Data Input Hold 0.0 0.0 Flip-Flop (Latch) Enable Setup 0.8 0.9 Flip-Flop (Latch) Enable Hold 0.0 0.0 Flip-Flop (Latch) Clock Active Pulse Width 5.5 6.0 Flip-Flop Clock Input Period 11.7 13.3 Input Buffer Latch Hold 0.0 0.0 Input Buffer Latch Setup 0.4 0.4 Output Buffer Latch Hold 0.0 0.0 Output Buffer Latch Setup 0.4 0.4	Sequential Clock to Q 3.8 4.3 Latch G to Q 3.8 4.3 Flip-Flop (Latch) Reset to Q 3.8 4.3 Routing Delays² FO = 1 Routing Delay 1.7 2.0 FO = 2 Routing Delay 2.5 2.8 FO = 3 Routing Delay 3.0 3.4 FO = 4 Routing Delay 3.7 4.2 FO = 8 Routing Delay 6.7 7.5 I Timing Characteristics 3.4 Flip-Flop (Latch) Data Input Setup 0.4 0.4 Flip-Flop (Latch) Data Input Hold 0.0 0.0 Flip-Flop (Latch) Enable Setup 0.8 0.9 Flip-Flop (Latch) Enable Hold 0.0 0.0 Flip-Flop (Latch) Clock Active Pulse Width 5.5 6.0 Flip-Flop Clock Input Period 11.7 13.3 Input Buffer Latch Hold 0.0 0.0 Input Buffer Latch Setup 0.4 0.4 Output Buffer Latch Setup 0.4 0.4 Output Buffer Latch Setup 0.4 0.4	Sequential Clock to Q 3.8 4.3 Latch G to Q 3.8 4.3 Flip-Flop (Latch) Reset to Q 3.8 4.3 Routing Delays² FO = 1 Routing Delay 1.7 2.0 FO = 2 Routing Delay 2.5 2.8 FO = 3 Routing Delay 3.0 3.4 FO = 8 Routing Delay 6.7 7.5 I Timing Characteristics ^{3,4} Flip-Flop (Latch) Data Input Setup 0.4 0.4 0.5 Flip-Flop (Latch) Enable Setup 0.8 0.9 1.0 Flip-Flop (Latch) Enable Hold 0.0 0.0 0.0 Flip-Flop (Latch) Clock Active Pulse Width 5.5 6.0 7.0 Flip-Flop (Latch) Clock Asynchronous Pulse Width 5.5 6.0 7.0 Flip-Flop Clock Input Period 11.7 13.3 18.0 Input Buffer Latch Hold 0.0 0.0 0.0 Input Buffer Latch Setup 0.4 0.4 0.4 0.5 Output Buffer Latch Setup 0.4 0.4 0.5	Sequential Clock to Q 3.8 4.3 5.0 Latch G to Q 3.8 4.3 5.0 Flip-Flop (Latch) Reset to Q 3.8 4.3 5.0 Routing Delays² FO = 1 Routing Delay 1.7 2.0 2.3 FO = 2 Routing Delay 2.5 2.8 3.3 FO = 3 Routing Delay 3.7 4.2 4.9 FO = 8 Routing Delay 6.7 7.5 8.8 I Timing Characteristics ^{3,4} Flip-Flop (Latch) Data Input Setup 0.4 0.4 0.5 Flip-Flop (Latch) Enable Setup 0.8 0.9 1.0 Flip-Flop (Latch) Enable Hold 0.0 0.0 0.0 Flip-Flop (Latch) Clock Active Pulse Width 5.5 6.0 7.0 Flip-Flop (Latch) Clock Asynchronous Pulse Width 5.5 6.0 7.0 Flip-Flop Clock Input Period 11.7 13.3 18.0 Input Buffer Latch Hold 0.0 0.0 0.0 Input Buffer Latch Hold 0.0 0.0 0.0 Output Buffer Latch Hold 0.0 0.0 0.0

Notes:

- 1. For dual-module macros, use $t_{PD1} + t_{RD1} + t_{PDn}$, $t_{CO} + t_{RD1} + t_{PDn}$, or $t_{PD1} + t_{RD1} + t_{SUD}$ —whichever is appropriate.
- Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.
- 3. Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be obtained from the DirectTime Analyzer utility.
- 4. Setup and hold timing parameters for the Input Buffer Latch are defined with respect to the PAD and the D input. External setup/hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external PAD signal to the G input subtracts (adds) to the internal setup (hold) time.

2-18 Revision 8



Table 2-20 • A1280A Worst-Case Commercial Conditions, VCC = 4.75 V, T_J = 70°C


TTL Output Module Timing ¹		-2 S	peed	-1 S	peed	Std.	Units	
Parame	ter/Description	Min.	Max.	Min.	Min. Max.		Min. Max.	
t _{DLH}	Data to Pad High		8.1		9.0		10.6	ns
t _{DHL}	Data to Pad Low		10.2		11.4		13.4	ns
t _{ENZH}	Enable Pad Z to High		9.0		10.0		11.8	ns
t _{ENZL}	Enable Pad Z to Low		11.8		13.2		15.5	ns
t _{ENHZ}	Enable Pad High to Z		7.1		8.0		9.4	ns
t _{ENLZ}	Enable Pad Low to Z		8.4		9.5		11.1	ns
t _{GLH}	G to Pad High		9.0		10.2		11.9	ns
t _{GHL}	G to Pad Low		11.3		12.7		14.9	ns
d_{TLH}	Delta Low to High		0.07		0.08		0.09	ns/pF
d_{THL}	Delta High to Low		0.12		0.13		0.16	ns/pF
CMOS	Output Module Timing ¹							
t _{DLH}	Data to Pad High		10.3		11.5		13.5	ns
t _{DHL}	Data to Pad Low		8.5		9.6		11.2	ns
t _{ENZH}	Enable Pad Z to High		9.0		10.0		11.8	ns
t _{ENZL}	Enable Pad Z to Low		11.8		13.2		15.5	ns
t _{ENHZ}	Enable Pad High to Z		7.1		8.0		9.4	ns
t _{ENLZ}	Enable Pad Low to Z		8.4		9.5		11.1	ns
t _{GLH}	G to Pad High		9.0		10.2		11.9	ns
t _{GHL}	G to Pad Low		11.3		12.7		14.9	ns
d _{TLH}	Delta Low to High		0.12		0.13		0.16	ns/pF
d _{THL}	Delta High to Low		0.09		0.10		0.12	ns/pF

- 1. Delays based on 50 pF loading.
- 2. SSO information can be found at www.microsemi.com/soc/techdocs/appnotes/board_consideration.aspx.

2-20 Revision 8



PQ160




Note: This is the top view of the package

Note

For Package Manufacturing and Environmental information, visit the Resource Center at http://www.microsemi.com/soc/products/solutions/package/docs.aspx

VQ100




Note

For Package Manufacturing and Environmental information, visit the Resource Center at http://www.microsemi.com/soc/products/solutions/package/docs.aspx



TQ176



Note

For Package Manufacturing and Environmental information, visit the Resource Center at http://www.microsemi.com/soc/products/solutions/package/docs.aspx




TQ176		
Pin Number	A1240A Function	A1280A Function
1	GND	GND
2	MODE	MODE
8	NC	NC
10	NC	I/O
11	NC	I/O
13	NC	VCC
18	GND	GND
19	NC	I/O
20	NC	I/O
22	NC	I/O
23	GND	GND
24	NC	VCC
25	VCC	VCC
26	NC	I/O
27	NC	I/O
28	VCC	VCC
29	NC	I/O
33	NC	NC
37	NC	I/O
38	NC	NC
45	GND	GND
52	NC	VCC
54	NC	I/O
55	NC	I/O
57	NC	NC
61	NC	I/O
64	NC	I/O
66	NC	I/O
67	GND	GND
68	VCC	VCC
74	NC	I/O
77	NC	NC
78	NC	I/O
80	NC	I/O

	TQ176		
Pin Number	A1240A Function	A1280A Function	
82	NC	VCC	
86	NC	I/O	
87	SDO	SDO	
89	GND	GND	
96	NC	I/O	
97	NC	I/O	
101	NC	NC	
103	NC	I/O	
106	GND	GND	
107	NC	I/O	
108	NC	I/O	
109	GND	GND	
110	VCC	VCC	
111	GND	GND	
112	VCC	VCC	
113	VCC	VCC	
114	NC	I/O	
115	NC	I/O	
116	NC	VCC	
121	NC	NC	
124	NC	I/O	
125	NC	I/O	
126	NC	NC	
133	GND	GND	
135	SDI, I/O	SDI, I/O	
136	NC	I/O	
140	NC	VCC	
143	NC	I/O	
144	NC	I/O	
145	NC	NC	
147	NC	I/O	
151	NC	I/O	
152	PRA, I/O	PRA, I/O	
154	CLKA, I/O	CLKA, I/O	

3-12 Revision 8



CQ172




Note

For Package Manufacturing and Environmental information, visit the Resource Center at http://www.microsemi.com/soc/products/solutions/package/docs.aspx

3-14 Revision 8



PG100



Orientation Pin

Note

For Package Manufacturing and Environmental information, visit the Resource Center at http://www.microsemi.com/soc/products/solutions/package/docs.aspx

3-16 Revision 8



PG100	
Pin Number	A1225A Function
A4	PRB, I/O
A7	PRA, I/O
B6	VCC
C2	MODE
C3	DCLK, I/O
C5	GND
C6	CLKA, I/O
C7	GND
C8	SDI, I/O
D6	CLKB, I/O
D10	GND
E3	GND

PG100	
Pin Number	A1225A Function
E11	VCC
F3	VCC
F9	VCC
F10	VCC
F11	GND
G1	VCC
G3	GND
G9	GND
J5	GND
J7	GND
J9	SDO
K6	VCC

- 1. All unlisted pin numbers are user I/Os.
- 2. MODE pin should be terminated to GND through a 10K resistor to enable Actionprobe usage; otherwise it can be terminated directly to GND.



	PG132
Pin Number	A1240A Function
A1	MODE
B5	GND
B6	CLKB, I/O
B7	CLKA, I/O
B8	PRA, I/O
B9	GND
B12	SDI, I/O
C3	DCLK, I/O
C5	GND
C6	PRB, I/O
C7	VCC
C9	GND
D7	VCC
E3	GND
E11	GND
E12	GND
F4	GND
G2	VCC

PG132	
Pin Number	A1240A Function
G3	VCC
G4	VCC
G10	VCC
G11	VCC
G12	VCC
G13	VCC
H13	GND
J2	GND
J3	GND
J11	GND
K7	VCC
K12	GND
L5	GND
L7	VCC
L9	GND
M9	GND
N12	SDO

- 1. All unlisted pin numbers are user I/Os.
- 2. MODE pin should be terminated to GND through a 10K resistor to enable Actionprobe usage; otherwise it can be terminated directly to GND.



	PG176	
Pin Number	A1280A Function	
A9	CLKA, I/O	
В3	DCLK, I/O	
B8	CLKB, I/O	
B14	SDI, I/O	
C3	MODE	
C8	GND	
C9	PRA, I/O	
D4	GND	
D5	VCC	
D6	GND	
D7	PRB, I/O	
D8	VCC	
D10	GND	
D11	VCC	
D12	GND	
E4	GND	
E12	GND	
F4	VCC	
F12	GND	
G4	GND	
G12	VCC	
H2	VCC	

PG176	
Pin Number	A1280A Function
H3	VCC
H4	GND
H12	GND
H13	VCC
H14	VCC
J4	VCC
J12	GND
J13	GND
J14	VCC
K4	GND
K12	GND
L4	GND
M4	GND
M5	VCC
M6	GND
M8	GND
M10	GND
M11	VCC
M12	GND
N8	VCC
P13	SDO

- 1. All unlisted pin numbers are user I/Os.
- 2. MODE pin should be terminated to GND through a 10K resistor to enable Actionprobe usage; otherwise it can be terminated directly to GND.



Datasheet Categories

Categories

In order to provide the latest information to designers, some datasheet parameters are published before data has been fully characterized from silicon devices. The data provided for a given device is designated as either "Product Brief," "Advance," "Preliminary," or "Production." The definitions of these categories are as follows:

Product Brief

The product brief is a summarized version of a datasheet (advance or production) and contains general product information. This document gives an overview of specific device and family information.

Advance

This version contains initial estimated information based on simulation, other products, devices, or speed grades. This information can be used as estimates, but not for production. This label only applies to the DC and Switching Characteristics chapter of the datasheet and will only be used when the data has not been fully characterized.

Preliminary

The datasheet contains information based on simulation and/or initial characterization. The information is believed to be correct, but changes are possible.

Production

This version contains information that is considered to be final.

Export Administration Regulations (EAR)

The products described in this document are subject to the Export Administration Regulations (EAR). They could require an approved export license prior to export from the United States. An export includes release of product or disclosure of technology to a foreign national inside or outside the United States.

Safety Critical, Life Support, and High-Reliability Applications Policy

The products described in this advance status document may not have completed the Microsemi qualification process. Products may be amended or enhanced during the product introduction and qualification process, resulting in changes in device functionality or performance. It is the responsibility of each customer to ensure the fitness of any product (but especially a new product) for a particular purpose, including appropriateness for safety-critical, life-support, and other high-reliability applications. Consult the Microsemi SoC Products Group Terms and Conditions for specific liability exclusions relating to life-support applications. A reliability report covering all of the SoC Products Group's products is available at http://www.microsemi.com/soc/documents/ORT_Report.pdf. Microsemi also offers a variety of enhanced qualification and lot acceptance screening procedures. Contact your local sales office for additional reliability information.

4-2 Revision 8