

Welcome to **E-XFL.COM**

Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	684
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	104
Number of Gates	4000
Voltage - Supply	4.5V ~ 5.5V
Mounting Type	Surface Mount
Operating Temperature	-55°C ~ 125°C (TJ)
Package / Case	132-BCPGA
Supplier Device Package	132-CPGA (34.54x34.54)
Purchase URL	https://www.e-xfl.com/product-detail/microsemi/5962-9322102mxc

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Product Plan

	Speed Grade ¹			Application ¹			
Device/Package	Std.	-1	-2	С	I	М	В
A1225A Device	•	•	•	•	•	•	
84-Pin Plastic Leaded Chip Carrier (PL)	1	1	✓	1	✓	_	_
100-Pin Plastic Quad Flatpack (PQ)	1	✓	1	1	1	_	_
100-Pin Very Thin Quad Flatpack (VQ)	1	✓	1	1	_	_	_
100-Pin Ceramic Pin Grid Array (PG)	1	✓	1	1	_	-	_
A1240A Device					l		
84-Pin Plastic Leaded Chip Carrier (PL)	1	1	✓	1	✓	_	_
132-Pin Ceramic Pin Grid Array (PG)	1	✓	1	1	_	1	1
144-Pin Plastic Quad Flat Pack (PQ)	1	✓	1	1	1	_	_
176-Pin Thin (1.4 mm) Quad Flat Pack (TQ)	1	✓	1	1	_	_	_
A1280A Device	I		I	I	ı		
160-Pin Plastic Quad Flatpack (PQ)	✓	1	✓	1	✓	_	_
172-Pin Ceramic Quad Flatpack (CQ)	1	/	√	1	_	1	1
176-Pin Ceramic Pin Grid Array (PG)	1	1	1	✓	_	1	1
176-Pin Thin (1.4 mm) Quad Flat Pack (TQ)	1	1	1	1	_	_	_

Notes:

Applications:
 C = Commercial
 I = Industrial
 M = Military
 B = MIL-STD-883

Availability: ✓ = Available P = Planned – = Not planned Speed Grade:

-1 = Approx. 15% faster than Std. -2 = Approx. 25% faster than Std.

2. Contact your Microsemi SoC Products Group sales representative for product availability.

Device Resources

Device	Logic		User I/Os									
Series	Modules	Gates	PG176	PG132	PG100	PQ160	PQ144	PQ100	PL84	CQ172	TQ176	VQ100
A1225A	451	2,500	_	_	83	_	_	83	72	_	_	83
A1240A	684	4,000	_	104	_	_	104	_	72	_	104	_
A1280A	1,232	8,000	140	-	_	125	ı	-	72	140	140	_

Contact your local Microsemi SoC Products Group representative for device availability: http://www.microsemi.com/soc/contact/default.aspx.

Revision 8 III



2 - Detailed Specifications

Operating Conditions

Table 2-1 • Absolute Maximum Ratings¹

Symbol	Parameter	Limits	Units
VCC	DC supply voltage	-0.5 to +7.0	V
VI	Input voltage	-0.5 to VCC + 0.5	V
VO	Output voltage	-0.5 to VCC + 0.5	V
IIO	I/O source sink current ²	±20	mA
T _{STG}	Storage temperature	-65 to +150	°C

Notes:

- 1. Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum rated conditions for extended periods may affect device reliability. Device should not be operated outside the recommended operating conditions.
- 2. Device inputs are normally high impedance and draw extremely low current. However, when input voltage is greater than VCC + 0.5 V for less than GND -0.5 V, the internal protection diodes will be forward biased and can draw excessive current.

Table 2-2 • Recommended Operating Conditions

Parameter	Commercial	Industrial	Military	Units
Temperature range*	0 to +70	-40 to +85	-55 to +125	°C
Power supply tolerance	±5	±10	±10	%VCC

Note: *Ambient temperature (T_A) is used for commercial and industrial; case temperature (T_C) is used for military.



Determining Average Switching Frequency


To determine the switching frequency for a design, you must have a detailed understanding of the data input values to the circuit. The following guidelines are meant to represent worst-case scenarios so that they can be generally used to predict the upper limits of power dissipation. These guidelines are given in Table 2-8.

Table 2-8 • Guidelines for Predicting Power Dissipation

Data	Value
Logic Modules (m)	80% of modules
Inputs switching (n)	# inputs/4
Outputs switching (p)	# output/4
First routed array clock loads (q1)	40% of sequential modules
Second routed array clock loads (q2)	40% of sequential modules
Load capacitance (C _L)	35 pF
Average logic module switching rate (f _m)	F/10
Average input switching rate (f _n)	F/5
Average output switching rate (f _p)	F/10
Average first routed array clock rate (f _{q1})	F
Average second routed array clock rate (f _{q2})	F/2

2-6 Revision 8

ACT 2 Timing Model¹



Notes:

- 1. Values shown for A1240A-2 at worst-case commercial conditions.
- 2. Input module predicted routing delay

Figure 2-1 • Timing Model





Figure 2-5 • Module Delays

Sequential Module Timing Characteristics



Note: D represents all data functions involving A, B, and S for multiplexed flip-flops.

Figure 2-6 • Flip-Flops and Latches



Timing Derating Factor (Temperature and Voltage)

Table 2-9 • Timing Derating Factor (Temperature and Voltage)


(Commercial Minimum/Maximum Specification) x	Industrial		Mili	tary
	Min.	Max.	Min.	Max.
	0.69	1.11	0.67	1.23

Table 2-10 • Timing Derating Factor for Designs at Typical Temperature ($T_J = 25^{\circ}C$) and Voltage (5.0 V)

(Commercial Maximum Specification) x	0.85
--------------------------------------	------

Table 2-11 • Temperature and Voltage Derating Factors (normalized to Worst-Case Commercial, TJ = 4.75 V, 70°C)

	-55	-40	0	25	70	85	125
4.50	0.75	0.79	0.86	0.92	1.06	1.11	1.23
4.75	0.71	0.75	0.82	0.87	1.00	1.05	1.13
5.00	0.69	0.72	0.80	0.85	0.97	1.02	1.13
5.25	0.68	0.69	0.77	0.82	0.95	0.98	1.09
5.50	0.67	0.69	0.76	0.81	0.93	0.97	1.08



Note: This derating factor applies to all routing and propagation delays.

Figure 2-9 • Junction Temperature and Voltage Derating Curves (normalized to Worst-Case Commercial, T_J = 4.75 V, 70°C)



Detailed Specifications

A1225A Timing Characteristics

Table 2-12 • A1225A Worst-Case Commercial Conditions, VCC = 4.75 V, T, I = 70°C

Logic Module Propagation Delays ¹		−2 S _I	peed ³	–1 S	peed	Std. S	Speed	Units
Paramete	er/Description	Min.	Max.	Min.	Max.	Min.	Min. Max.	
t _{PD1}	Single Module		3.8		4.3		5.0	ns
t _{CO}	Sequential Clock to Q		3.8		4.3		5.0	ns
t _{GO}	Latch G to Q		3.8		4.3		5.0	ns
t _{RS}	Flip-Flop (Latch) Reset to Q		3.8		4.3		5.0	ns
Predicte	d Routing Delays ²	L				·		
t _{RD1}	FO = 1 Routing Delay		1.1		1.2		1.4	ns
t _{RD2}	FO = 2 Routing Delay		1.7		1.9		2.2	ns
t _{RD3}	FO = 3 Routing Delay		2.3		2.6		3.0	ns
t _{RD4}	FO = 4 Routing Delay		2.8		3.1		3.7	ns
t _{RD8}	FO = 8 Routing Delay		4.4		4.9		5.8	ns
Sequenti	al Timing Characteristics ^{3,4}							
t _{SUD}	Flip-Flop (Latch) Data Input Setup	0.4		0.4		0.5		ns
t _{HD}	Flip-Flop (Latch) Data Input Hold	0.0		0.0		0.0		ns
t _{SUENA}	Flip-Flop (Latch) Enable Setup	0.8		0.9		1.0		ns
t _{HENA}	Flip-Flop (Latch) Enable Hold	0.0		0.0		0.0		ns
t _{WCLKA}	Flip-Flop (Latch) Clock Active Pulse Width	4.5		5.0		6.0		ns
t _{WASYN}	Flip-Flop (Latch) Clock Asynchronous Pulse Width	4.5		5.0		6.0		ns
t _A	Flip-Flop Clock Input Period	9.4		11.0		13.0		ns
t _{INH}	Input Buffer Latch Hold	0.0		0.0		0.0		ns
t _{INSU}	Input Buffer Latch Setup	0.4		0.4		0.5		ns
t _{OUTH}	Output Buffer Latch Hold	0.0		0.0		0.0		ns
t _{outsu}	Output Buffer Latch Setup	0.4		0.4		0.5		ns
f _{MAX}	Flip-Flop (Latch) Clock Frequency		105.0		90.0		75.0	MHz

Notes:

- 1. For dual-module macros, use t_{PD1} + t_{RD1} + t_{PDn} , t_{CO} + t_{RD1} + t_{PDn} , or t_{PD1} + t_{RD1} + t_{SUD} —whichever is appropriate.
- Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.
- 3. Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be obtained from the DirectTime Analyzer utility.
- 4. Setup and hold timing parameters for the Input Buffer Latch are defined with respect to the PAD and the D input. External setup/hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external PAD signal to the G input subtracts (adds) to the internal setup (hold) time.

2-12 Revision 8



A1240A Timing Characteristics

Table 2-15 • A1240A Worst-Case Commercial Conditions, VCC = 4.75 V, T, I = 70°C

Logic Module Propagation Delays ¹		−2 S _I	peed ³	–1 S	peed	Std. Speed		Units
Paramete	er/Description	Min.	Max.	Min.	Max.	Min.	Min. Max.	
t _{PD1}	Single Module		3.8		4.3		5.0	ns
t _{CO}	Sequential Clock to Q		3.8		4.3		5.0	ns
t _{GO}	Latch G to Q		3.8		4.3		5.0	ns
t _{RS}	Flip-Flop (Latch) Reset to Q		3.8		4.3		5.0	ns
Predicted	d Routing Delays ²	L				·		
t _{RD1}	FO = 1 Routing Delay		1.4		1.5		1.8	ns
t _{RD2}	FO = 2 Routing Delay		1.7		2.0		2.3	ns
t _{RD3}	FO = 3 Routing Delay		2.3		2.6		3.0	ns
t _{RD4}	FO = 4 Routing Delay		3.1		3.5		4.1	ns
t _{RD8}	FO = 8 Routing Delay		4.7		5.4		6.3	ns
Sequenti	al Timing Characteristics ^{3,4}							
t _{SUD}	Flip-Flop (Latch) Data Input Setup	0.4		0.4		0.5		ns
t _{HD}	Flip-Flop (Latch) Data Input Hold	0.0		0.0		0.0		ns
t _{SUENA}	Flip-Flop (Latch) Enable Setup	8.0		0.9		1.0		ns
t _{HENA}	Flip-Flop (Latch) Enable Hold	0.0		0.0		0.0		ns
t _{WCLKA}	Flip-Flop (Latch) Clock Active Pulse Width	4.5		6.0		6.5		ns
t _{WASYN}	Flip-Flop (Latch) Clock Asynchronous Pulse Width	4.5		6.0		6.5		ns
t _A	Flip-Flop Clock Input Period	9.8		12.0		15.0		ns
t _{INH}	Input Buffer Latch Hold	0.0		0.0		0.0		ns
t _{INSU}	Input Buffer Latch Setup	0.4		0.4		0.5		ns
t _{OUTH}	Output Buffer Latch Hold	0.0		0.0		0.0		ns
t _{outsu}	Output Buffer Latch Setup	0.4		0.4		0.5		ns
f _{MAX}	Flip-Flop (Latch) Clock Frequency		100.0		80.0		66.0	MHz

Notes:

- $1. \quad \textit{For dual-module macros, use } t_{PD1} + t_{RD1} + t_{PDn}, \ t_{CO} + t_{RD1} + t_{PDn}, \ \textit{or } t_{PD1} + t_{RD1} + t_{SUD} \textit{whichever is appropriate.} \\$
- Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for
 estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case
 performance. Post-route timing is based on actual routing delay measurements performed on the device prior to
 shipment.
- 3. Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be obtained from the DirectTime Analyzer utility.
- 4. Setup and hold timing parameters for the Input Buffer Latch are defined with respect to the PAD and the D input. External setup/hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external PAD signal to the G input subtracts (adds) to the internal setup (hold) time.



Detailed Specifications

A1240A Timing Characteristics (continued)

Table 2-16 • A1240A Worst-Case Commercial Conditions, VCC = 4.75 V, T_J = 70°C

I/O Module Input Propagation Delays Parameter/Description		-2 S	-2 Speed		-1 Speed		Std. Speed		
		Min.	Max.	Min.	Max.	Min.	Max.		
t _{INYH}	Pad to Y High			2.9		3.3		3.8	ns
t _{INYL}	Pad to Y Low			2.6		3.0		3.5	ns
t _{INGH}	G to Y High			5.0		5.7		6.6	ns
t _{INGL}	G to Y Low			4.7		5.4		6.3	ns
Input Mo	odule Predicted Input Routing Del	ays [*]		.1.					
t _{IRD1}	FO = 1 Routing Delay			4.2		4.8		5.6	ns
t _{IRD2}	FO = 2 Routing Delay			4.8		5.4		6.4	ns
t _{IRD3}	FO = 3 Routing Delay			5.4		6.1		7.2	ns
t _{IRD4}	FO = 4 Routing Delay			5.9		6.7		7.9	ns
t _{IRD8}	FO = 8 Routing Delay			7.9		8.9		10.5	ns
Global (Clock Network		•	•		•		•	•
t _{CKH}	Input Low to High	FO = 32		10.2		11.0		12.8	ns
		FO = 256		11.8		13.0		15.7	
t _{CKL}	Input High to Low	FO = 32		10.2		11.0		12.8	ns
		FO = 256		12.0		13.2		15.9	
t _{PWH}	Minimum Pulse Width High	FO = 32	3.8		4.5		5.5		ns
		FO = 256	4.1		5.0		5.8		
t _{PWL}	Minimum Pulse Width Low	FO = 32	3.8		4.5		5.5		ns
		FO = 256	4.1		5.0		5.8		
t _{CKSW}	Maximum Skew	FO = 32		0.5		0.5		0.5	ns
		FO = 256		2.5		2.5		2.5	
t _{SUEXT}	Input Latch External Setup	FO = 32	0.0		0.0		0.0		ns
		FO = 256	0.0		0.0		0.0		
t _{HEXT}	Input Latch External Hold	FO = 32	7.0		7.0		7.0		ns
		FO = 256	11.2		11.2		11.2		1
t _P	Minimum Period	FO = 32	8.1		9.1		11.1		ns
		FO = 256	8.8		10.0		11.7		1
f _{MAX}	Maximum Frequency	FO = 32		125.0		110.0		90.0	ns
		FO = 256		115.0		100.0		85.0	1

Note: *These parameters should be used for estimating device performance. Optimization techniques may further reduce delays by 0 to 4 ns. Routing delays are for typical designs across worst-case operating conditions. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.

2-16 Revision 8



A1280A Timing Characteristics (continued)

Table 2-19 • A1280A Worst-Case Commercial Conditions, VCC = 4.75 V, T_J = 70°C

I/O Module Input Propagation Delays Parameter/Description		-2 S	-2 Speed		-1 Speed		Std. Speed		
		Min.	Max.	Min.	Max.	Min.	Max.		
t _{INYH}	Pad to Y High			2.9		3.3		3.8	ns
t _{INYL}	Pad to Y Low			2.7		3.0		3.5	ns
t _{INGH}	G to Y High			5.0		5.7		6.6	ns
t _{INGL}	G to Y Low			4.8		5.4		6.3	ns
Input Mo	odule Predicted Input Routing Del	ays [*]	•	•				•	
t _{IRD1}	FO = 1 Routing Delay			4.6		5.1		6.0	ns
t _{IRD2}	FO = 2 Routing Delay			5.2		5.9		6.9	ns
t _{IRD3}	FO = 3 Routing Delay			5.6		6.3		7.4	ns
t _{IRD4}	FO = 4 Routing Delay			6.5		7.3		8.6	ns
t _{IRD8}	FO = 8 Routing Delay			9.4		10.5		12.4	ns
Global (Clock Network		•						
t _{CKH}	Input Low to High	FO = 32		10.2		11.0		12.8	ns
		FO = 256		13.1		14.6		17.2	
t _{CKL}	Input High to Low	FO = 32		10.2		11.0		12.8	ns
		FO = 256		13.3		14.9		17.5	
t _{PWH}	Minimum Pulse Width High	FO = 32	5.0		5.5		6.6		ns
		FO = 256	5.8		6.4		7.6		
t _{PWL}	Minimum Pulse Width Low	FO = 32	5.0		5.5		6.6		ns
		FO = 256	5.8		6.4		7.6		
t _{CKSW}	Maximum Skew	FO = 32		0.5		0.5		0.5	ns
		FO = 256		2.5		2.5		2.5	
t _{SUEXT}	Input Latch External Setup	FO = 32	0.0		0.0		0.0		ns
		FO = 256	0.0		0.0		0.0		
t _{HEXT}	Input Latch External Hold	FO = 32	7.0		7.0		7.0		ns
		FO = 256	11.2		11.2		11.2		
t _P	Minimum Period	FO = 32	9.6		11.2		13.3		ns
		FO = 256	10.6		12.6		15.3		
f _{MAX}	Maximum Frequency	FO = 32		105.0		90.0		75.0	ns
		FO = 256		95.0		80.0		65.0	


Note: *These parameters should be used for estimating device performance. Optimization techniques may further reduce delays by 0 to 4 ns. Routing delays are for typical designs across worst-case operating conditions. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.

A1280A Timing Characteristics (continued)



3 – Package Pin Assignments

PL84



Note

For Package Manufacturing and Environmental information, visit the Resource Center at http://www.microsemi.com/soc/products/solutions/package/docs.aspx.



Package Pin Assignments

PL84					
Pin Number	A1225A Function	A1240A Function	A1280A Function		
2	CLKB, I/O	CLKB, I/O	CLKB, I/O		
4	PRB, I/O	PRB, I/O	PRB, I/O		
6	GND	GND	GND		
10	DCLK, I/O	DCLK, I/O	DCLK, I/O		
12	MODE	MODE	MODE		
22	VCC	VCC	VCC		
23	VCC	VCC	VCC		
28	GND	GND	GND		
43	VCC	VCC	VCC		
49	GND	GND	GND		
52	SDO	SDO	SDO		
63	GND	GND	GND		
64	VCC	VCC	VCC		
65	VCC	VCC	VCC		
70	GND	GND	GND		
76	SDI, I/O	SDI, I/O	SDI, I/O		
81	PRA, I/O	PRA, I/O	PRA, I/O		
83	CLKA, I/O	CLKA, I/O	CLKA, I/O		
84	VCC	VCC	VCC		

Notes:

- 1. All unlisted pin numbers are user I/Os.
- 2. MODE pin should be terminated to GND through a 10K resistor to enable Actionprobe usage; otherwise it can be terminated directly to GND.

3-2 Revision 8



Package Pin Assignments

PQ100			
Pin Number	A1225A Function		
2	DCLK, I/O		
4	MODE		
9	GND		
16	VCC		
17	VCC		
22	GND		
34	GND		
40	VCC		
46	GND		
52	SDO		
57	GND		
64	GND		

PQ100			
Pin Number	A1225A Function		
65	VCC		
66	VCC		
67	VCC		
72	GND		
79	SDI, I/O		
84	GND		
87	PRA, I/O		
89	CLKA, I/O		
90	VCC		
92	CLKB, I/O		
94	PRB, I/O		
96	GND		

Notes:

- 1. All unlisted pin numbers are user I/Os.
- 2. MODE pin should be terminated to GND through a 10K resistor to enable Actionprobe usage; otherwise it can be terminated directly to GND.

3-4 Revision 8



Package Pin Assignments

PQ144				
Pin Number	A1240A Function			
2	MODE			
9	GND			
10	GND			
11	GND			
18	VCC			
19	VCC			
20	VCC			
21	VCC			
28	GND			
29	GND			
30	GND			
44	GND			
45	GND			
46	GND			
54	VCC			
55	VCC			
56	VCC			
64	GND			
65	GND			
71	SDO			
79	GND			
80	GND			
81	GND			
88	GND			


PQ144				
Pin Number	A1240A Function			
89	VCC			
90	VCC			
91	VCC			
92	VCC			
93	VCC			
100	GND			
101	GND			
102	GND			
110	SDI, I/O			
116	GND			
117	GND			
118	GND			
123	PRA, I/O			
125	CLKA, I/O			
126	VCC			
127	VCC			
128	VCC			
130	CLKB, I/O			
132	PRB, I/O			
136	GND			
137	GND			
138	GND			
144	DCLK, I/O			

Notes:

- 1. All unlisted pin numbers are user I/Os.
- 2. MODE pin should be terminated to GND through a 10K resistor to enable Actionprobe usage; otherwise it can be terminated directly to GND.

3-6 Revision 8


TQ176



Note

For Package Manufacturing and Environmental information, visit the Resource Center at http://www.microsemi.com/soc/products/solutions/package/docs.aspx

CQ172



Note

For Package Manufacturing and Environmental information, visit the Resource Center at http://www.microsemi.com/soc/products/solutions/package/docs.aspx

3-14 Revision 8



PG100				
Pin Number	A1225A Function			
A4	PRB, I/O			
A7	PRA, I/O			
B6	VCC			
C2	MODE			
C3	DCLK, I/O			
C5	GND			
C6	CLKA, I/O			
C7	GND			
C8	SDI, I/O			
D6	CLKB, I/O			
D10	GND			
E3	GND			

PG100				
Pin Number	A1225A Function			
E11	VCC			
F3	VCC			
F9	VCC			
F10	VCC			
F11	GND			
G1	VCC			
G3	GND			
G9	GND			
J5	GND			
J7	GND			
J9	SDO			
K6	VCC			

Notes:

- 1. All unlisted pin numbers are user I/Os.
- 2. MODE pin should be terminated to GND through a 10K resistor to enable Actionprobe usage; otherwise it can be terminated directly to GND.



PG176				
Pin Number	A1280A Function			
A9	CLKA, I/O			
В3	DCLK, I/O			
B8	CLKB, I/O			
B14	SDI, I/O			
C3	MODE			
C8	GND			
C9	PRA, I/O			
D4	GND			
D5	VCC			
D6	GND			
D7	PRB, I/O			
D8	VCC			
D10	GND			
D11	VCC			
D12	GND			
E4	GND			
E12	GND			
F4	VCC			
F12	GND			
G4	GND			
G12	VCC			
H2	VCC			

PG176				
Pin Number	A1280A Function			
H3	VCC			
H4	GND			
H12	GND			
H13	VCC			
H14	VCC			
J4	VCC			
J12	GND			
J13	GND			
J14	VCC			
K4	GND			
K12	GND			
L4	GND			
M4	GND			
M5	VCC			
M6	GND			
M8	GND			
M10	GND			
M11	VCC			
M12	GND			
N8	VCC			
P13	SDO			

Notes:

- 1. All unlisted pin numbers are user I/Os.
- 2. MODE pin should be terminated to GND through a 10K resistor to enable Actionprobe usage; otherwise it can be terminated directly to GND.