



Welcome to **E-XFL.COM**

Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	451
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	83
Number of Gates	2500
Voltage - Supply	4.5V ~ 5.5V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 70°C (TA)
Package / Case	100-BQFP
Supplier Device Package	100-PQFP (20x14)
Purchase URL	https://www.e-xfl.com/product-detail/microsemi/a1225a-1pqg100c

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Product Plan

	s	peed Grad	e ¹	Application ¹			
Device/Package	Std.	-1	-2	С	I	М	В
A1225A Device	•	•	•		•	•	
84-Pin Plastic Leaded Chip Carrier (PL)	✓	1	1	1	1	_	_
100-Pin Plastic Quad Flatpack (PQ)	1	1	1	1	1	_	_
100-Pin Very Thin Quad Flatpack (VQ)	1	✓	1	1	_	_	_
100-Pin Ceramic Pin Grid Array (PG)	1	1	1	1	_	_	_
A1240A Device	I				ı	ı	
84-Pin Plastic Leaded Chip Carrier (PL)	✓	✓	✓	1	1	_	_
132-Pin Ceramic Pin Grid Array (PG)	1	1	1	1	_	1	✓
144-Pin Plastic Quad Flat Pack (PQ)	1	1	1	1	1	_	_
176-Pin Thin (1.4 mm) Quad Flat Pack (TQ)	1	1	1	1	_	_	_
A1280A Device	I				ı	ı	
160-Pin Plastic Quad Flatpack (PQ)	✓	✓	✓	1	1	_	_
172-Pin Ceramic Quad Flatpack (CQ)	1	✓	✓	✓	_	1	✓
176-Pin Ceramic Pin Grid Array (PG)	/	✓	✓	1	_	1	✓
176-Pin Thin (1.4 mm) Quad Flat Pack (TQ)	1	1	1	1	_	_	_
• • •		•		•	_	-	_

Notes:

Applications:
 C = Commercial
 I = Industrial
 M = Military
 B = MIL-STD-883

Availability: ✓ = Available P = Planned – = Not planned

Speed Grade:

-1 = Approx. 15% faster than Std. -2 = Approx. 25% faster than Std.

2. Contact your Microsemi SoC Products Group sales representative for product availability.

Device Resources

Device	Logic		User I/Os									
Series	Modules	Gates	PG176	PG132	PG100	PQ160	PQ144	PQ100	PL84	CQ172	TQ176	VQ100
A1225A	451	2,500	_	_	83	_	_	83	72	_	_	83
A1240A	684	4,000	_	104	_	_	104	_	72	_	104	_
A1280A	1,232	8,000	140	-	-	125	ı	-	72	140	140	_

Contact your local Microsemi SoC Products Group representative for device availability: http://www.microsemi.com/soc/contact/default.aspx.

Revision 8 III



Detailed Specifications

Table 2-3 • Electrical Specifications

		Con	nmercial	In	dustrial	M	lilitary	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Units
VOH ¹	$(IOH = -10 \text{ mA})^2$	2.4	-	-	_	-	-	V
	(IOH = -6 mA)	3.84	-	-	-	-	_	V
	(IOH = -4 mA)	-	-	3.7	_	3.7	_	V
-	$(IOL = 10 \text{ mA})^2$	-	0.5	-	_	-	_	V
	(IOL = 6 mA)	_	0.33	-	0.40	-	0.40	V
VIL		-0.3	0.8	-0.3	0.8	-0.3	0.8	V
VIH		2.0	VCC + 0.3	2.0	VCC + 0.3	2.0	VCC + 0.3	V
Input Transi	tion Time t _R , t _F ²	_	500	-	500	-	500	ns
C _{IO} I/O capa	acitance ^{2,3}	_	10	-	10	-	10	pF
Standby Cu	rrent, ICC ⁴ (typical = 1 mA)	_	2	-	10	-	20	mA
Leakage Cu	Leakage Current ⁵		+10	-10	+10	-10	+10	μA
ICC(D)	Dynamic VCC supply current	. See the	Power Dissip	ation sed	ction.		•	

Notes:

- 1. Only one output tested at a time. VCC = minimum.
- 2. Not tested, for information only.
- 3. Includes worst-case PG176 package capacitance. VOUT = 0 V, f = 1 MHz
- 4. All outputs unloaded. All inputs = VCC or GND, typical ICC = 1 mA. ICC limit includes IPP and ISV during normal operations.
- 5. VOUT, VIN = VCC or GND.

2-2 Revision 8





Figure 2-5 • Module Delays

Sequential Module Timing Characteristics



Note: D represents all data functions involving A, B, and S for multiplexed flip-flops.

Figure 2-6 • Flip-Flops and Latches



Timing Derating Factor (Temperature and Voltage)

Table 2-9 • Timing Derating Factor (Temperature and Voltage)


(Commercial Minimum/Maximum Specification) x	Industrial		Military	
	Min.	Max.	Min.	Max.
	0.69	1.11	0.67	1.23

Table 2-10 • Timing Derating Factor for Designs at Typical Temperature ($T_J = 25^{\circ}C$) and Voltage (5.0 V)

(Commercial Maximum Specification) x	0.85
--------------------------------------	------

Table 2-11 • Temperature and Voltage Derating Factors (normalized to Worst-Case Commercial, TJ = 4.75 V, 70°C)

	-55	-40	0	25	70	85	125
4.50	0.75	0.79	0.86	0.92	1.06	1.11	1.23
4.75	0.71	0.75	0.82	0.87	1.00	1.05	1.13
5.00	0.69	0.72	0.80	0.85	0.97	1.02	1.13
5.25	0.68	0.69	0.77	0.82	0.95	0.98	1.09
5.50	0.67	0.69	0.76	0.81	0.93	0.97	1.08



Note: This derating factor applies to all routing and propagation delays.

Figure 2-9 • Junction Temperature and Voltage Derating Curves (normalized to Worst-Case Commercial, T_J = 4.75 V, 70°C)



Detailed Specifications

A1225A Timing Characteristics (continued)

Table 2-14 • A1225A Worst-Case Commercial Conditions, VCC = 4.75 V, T_J = 70°C

TTL Ou	tput Module Timing ¹	-2 S	peed	-1 S	peed	Std.	Units	
Parame	ter/Description	Min.	Max.	Min.	Max.	Min.	Max.	
t _{DLH}	Data to Pad High		8.0		9.0		10.6	ns
t _{DHL}	Data to Pad Low		10.1		11.4		13.4	ns
t _{ENZH}	Enable Pad Z to High		8.9		10.0		11.8	ns
t _{ENZL}	Enable Pad Z to Low		11.6		13.2		15.5	ns
t _{ENHZ}	Enable Pad High to Z		7.1		8.0		9.4	ns
t _{ENLZ}	Enable Pad Low to Z		8.3		9.5		11.1	ns
t _{GLH}	G to Pad High		8.9		10.2		11.9	ns
t _{GHL}	G to Pad Low		11.2		12.7		14.9	ns
d_{TLH}	Delta Low to High		0.07		0.08		0.09	ns/pF
d _{THL}	Delta High to Low		0.12		0.13		0.16	ns/pF
CMOS	Output Module Timing ¹	•						.1.
t _{DLH}	Data to Pad High		10.1		11.5		13.5	ns
t _{DHL}	Data to Pad Low		8.4		9.6		11.2	ns
t _{ENZH}	Enable Pad Z to High		8.9		10.0		11.8	ns
t _{ENZL}	Enable Pad Z to Low		11.6		13.2		15.5	ns
t _{ENHZ}	Enable Pad High to Z		7.1		8.0		9.4	ns
t _{ENLZ}	Enable Pad Low to Z		8.3		9.5		11.1	ns
t _{GLH}	G to Pad High		8.9		10.2		11.9	ns
t _{GHL}	G to Pad Low		11.2		12.7		14.9	ns
d _{TLH}	Delta Low to High		0.12		0.13		0.16	ns/pF
d _{THL}	Delta High to Low		0.09		0.10		0.12	ns/pF

Notes:

2-14 Revision 8

^{1.} Delays based on 50 pF loading.

^{2.} SSO information can be found at www.microsemi.com/soc/techdocs/appnotes/board_consideration.aspx.



A1240A Timing Characteristics

Table 2-15 • A1240A Worst-Case Commercial Conditions, VCC = 4.75 V, T, I = 70°C

odule Propagation Delays ¹	-2 S	peed ³	-1 S	peed	Std. Speed		Units
er/Description	Min.	Max.	Min.	Max.	Min.	Max.	1
Single Module		3.8		4.3		5.0	ns
Sequential Clock to Q		3.8		4.3		5.0	ns
Latch G to Q		3.8		4.3		5.0	ns
Flip-Flop (Latch) Reset to Q		3.8		4.3		5.0	ns
d Routing Delays ²	L	.1.			ı		1.
FO = 1 Routing Delay		1.4		1.5		1.8	ns
FO = 2 Routing Delay		1.7		2.0		2.3	ns
FO = 3 Routing Delay		2.3		2.6		3.0	ns
FO = 4 Routing Delay		3.1		3.5		4.1	ns
FO = 8 Routing Delay		4.7		5.4		6.3	ns
al Timing Characteristics ^{3,4}		•		•	•		•
Flip-Flop (Latch) Data Input Setup	0.4		0.4		0.5		ns
Flip-Flop (Latch) Data Input Hold	0.0		0.0		0.0		ns
Flip-Flop (Latch) Enable Setup	0.8		0.9		1.0		ns
Flip-Flop (Latch) Enable Hold	0.0		0.0		0.0		ns
Flip-Flop (Latch) Clock Active Pulse Width	4.5		6.0		6.5		ns
Flip-Flop (Latch) Clock Asynchronous Pulse Width	4.5		6.0		6.5		ns
Flip-Flop Clock Input Period	9.8		12.0		15.0		ns
Input Buffer Latch Hold	0.0		0.0		0.0		ns
Input Buffer Latch Setup	0.4		0.4		0.5		ns
Output Buffer Latch Hold	0.0		0.0		0.0		ns
Output Buffer Latch Setup	0.4		0.4		0.5		ns
Flip-Flop (Latch) Clock Frequency		100.0		80.0		66.0	MHz
	Single Module Sequential Clock to Q Latch G to Q Flip-Flop (Latch) Reset to Q d Routing Delays² FO = 1 Routing Delay FO = 2 Routing Delay FO = 3 Routing Delay FO = 8 Routing Delay FO = 8 Routing Delay FO = 8 Routing Delay FIip-Flop (Latch) Data Input Setup Flip-Flop (Latch) Data Input Hold Flip-Flop (Latch) Enable Setup Flip-Flop (Latch) Enable Hold Flip-Flop (Latch) Clock Active Pulse Width Flip-Flop Clock Input Period Input Buffer Latch Hold Input Buffer Latch Hold Output Buffer Latch Hold Output Buffer Latch Setup	Single Module Sequential Clock to Q Latch G to Q Flip-Flop (Latch) Reset to Q ROuting Delays FO = 1 Routing Delay FO = 2 Routing Delay FO = 3 Routing Delay FO = 8 Routing Delay FO = 8 Routing Delay FO = 8 Routing Delay FIp-Flop (Latch) Data Input Setup Flip-Flop (Latch) Data Input Hold Flip-Flop (Latch) Enable Setup Flip-Flop (Latch) Enable Hold Flip-Flop (Latch) Clock Active Pulse Width Flip-Flop Clock Input Period Input Buffer Latch Hold O.0 Output Buffer Latch Setup O.4	Single Module Sequential Clock to Q Sequential Clock of Q Sequenti	Single Module Sequential Clock to Q Latch G to Q Sequential Place It o Q Sequential Clock to Q Sequential Clock Sequ	Min. Max. Min. Max. Min. Max. Single Module 3.8 4.3	Min. Max. Min. Max. Min. Max. Min. Min. Single Module	Min. Max. So. So. Sequential Clock to Q 3.8 4.3 5.0 Max. So. Max. Min. Min. Max. Min. Min. Max. Min. Max. Min. Min. Min. Max. Min. Max. Min. Max. Min. Max

Notes:

- $1. \quad \textit{For dual-module macros, use } t_{PD1} + t_{RD1} + t_{PDn}, \ t_{CO} + t_{RD1} + t_{PDn}, \ \textit{or } t_{PD1} + t_{RD1} + t_{SUD} \textit{whichever is appropriate.} \\$
- Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for
 estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case
 performance. Post-route timing is based on actual routing delay measurements performed on the device prior to
 shipment.
- 3. Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be obtained from the DirectTime Analyzer utility.
- 4. Setup and hold timing parameters for the Input Buffer Latch are defined with respect to the PAD and the D input. External setup/hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external PAD signal to the G input subtracts (adds) to the internal setup (hold) time.



A1240A Timing Characteristics (continued)

Table 2-17 • A1240A Worst-Case Commercial Conditions, VCC = 4.75 V, T_J = 70°C

TTL Out	TTL Output Module Timing ¹		peed	–1 S	peed	Std.	Units	
Parame	ter/Description	Min.	Max.	Min.	Max.	Min.	Max.	
t _{DLH}	Data to Pad High		8.0		9.0		10.6	ns
t _{DHL}	Data to Pad Low		10.1		11.4		13.4	ns
t _{ENZH}	Enable Pad Z to High		8.9		10.0		11.8	ns
t _{ENZL}	Enable Pad Z to Low		11.7		13.2		15.5	ns
t _{ENHZ}	Enable Pad High to Z		7.1		8.0		9.4	ns
t _{ENLZ}	Enable Pad Low to Z		8.4		9.5		11.1	ns
t _{GLH}	G to Pad High		9.0		10.2		11.9	ns
t _{GHL}	G to Pad Low		11.2		12.7		14.9	ns
d_{TLH}	Delta Low to High		0.07		0.08		0.09	ns/pF
d_{THL}	Delta High to Low		0.12		0.13		0.16	ns/pF
CMOS (Output Module Timing ¹	•						
t _{DLH}	Data to Pad High		10.2		11.5		13.5	ns
t _{DHL}	Data to Pad Low		8.4		9.6		11.2	ns
t _{ENZH}	Enable Pad Z to High		8.9		10.0		11.8	ns
t _{ENZL}	Enable Pad Z to Low		11.7		13.2		15.5	ns
t _{ENHZ}	Enable Pad High to Z		7.1		8.0		9.4	ns
t _{ENLZ}	Enable Pad Low to Z		8.4		9.5		11.1	ns
t _{GLH}	G to Pad High		9.0		10.2		11.9	ns
t _{GHL}	G to Pad Low		11.2		12.7		14.9	ns
d _{TLH}	Delta Low to High		0.12		0.13		0.16	ns/pF
d _{THL}	Delta High to Low		0.09		0.10		0.12	ns/pF

Notes:

- 1. Delays based on 50 pF loading.
- 2. SSO information can be found at www.microsemi.com/soc/techdocs/appnotes/board_consideration.aspx.



Pin Descriptions

CLKA Clock A (Input)

TTL Clock input for clock distribution networks. The Clock input is buffered prior to clocking the logic modules. This pin can also be used as an I/O.

CLKB Clock B (Input)

TTL Clock input for clock distribution networks. The Clock input is buffered prior to clocking the logic modules. This pin can also be used as an I/O.

DCLK Diagnostic Clock (Input)

TTL Clock input for diagnostic probe and device programming. DCLK is active when the MODE pin is High. This pin functions as an I/O when the MODE pin is Low.

GND Ground

Low supply voltage.

I/O Input/Output (Input, Output)

The I/O pin functions as an input, output, three-state, or bidirectional buffer. Input and output levels are compatible with standard TTL and CMOS specifications. Unused I/O pins are automatically driven Low by the ALS software.

MODE Mode (Input)

The MODE pin controls the use of multifunction pins (DCLK, PRA, PRB, SDI). When the MODE pin is High, the special functions are active. When the MODE pin is Low, the pins function as I/Os. To provide Actionprobe capability, the MODE pin should be terminated to GND through a 10K resistor so that the MODE pin can be pulled High when required.

NC No Connection

This pin is not connected to circuitry within the device.

PRA Probe A (Output)

The Probe A pin is used to output data from any user-defined design node within the device. This independent diagnostic pin can be used in conjunction with the Probe B pin to allow real-time diagnostic output of any signal path within the device. The Probe A pin can be used as a user-defined I/O when debugging has been completed. The pin's probe capabilities can be permanently disabled to protect programmed design confidentiality. PRA is active when the MODE pin is High. This pin functions as an I/O when the MODE pin is Low.

PRB Probe B (Output)

The Probe B pin is used to output data from any user-defined design node within the device. This independent diagnostic pin can be used in conjunction with the Probe A pin to allow real-time diagnostic output of any signal path within the device. The Probe B pin can be used as a user-defined I/O when debugging has been completed. The pin's probe capabilities can be permanently disabled to protect programmed design confidentiality. PRB is active when the MODE pin is High. This pin functions as an I/O when the MODE pin is Low.

SDI Serial Data Input (Input)

Serial data input for diagnostic probe and device programming. SDI is active when the MODE pin is High. This pin functions as an I/O when the MODE pin is Low.


SDO Serial Data Output (Output)

Serial data output for diagnostic probe. SDO is active when the MODE pin is High. This pin functions as an I/O when the MODE pin is Low.

VCC 5.0 V Supply Voltage

High supply voltage.

PQ100



Note

For Package Manufacturing and Environmental information, visit the Resource Center at http://www.microsemi.com/soc/products/solutions/package/docs.aspx



PQ100		
Pin Number	A1225A Function	
2	DCLK, I/O	
4	MODE	
9	GND	
16	VCC	
17	VCC	
22	GND	
34	GND	
40	VCC	
46	GND	
52	SDO	
57	GND	
64	GND	


PQ100		
Pin Number	A1225A Function	
65	VCC	
66	VCC	
67	VCC	
72	GND	
79	SDI, I/O	
84	GND	
87	PRA, I/O	
89	CLKA, I/O	
90	VCC	
92	CLKB, I/O	
94	PRB, I/O	
96	GND	

Notes:

- 1. All unlisted pin numbers are user I/Os.
- 2. MODE pin should be terminated to GND through a 10K resistor to enable Actionprobe usage; otherwise it can be terminated directly to GND.

3-4 Revision 8

PQ160



Note: This is the top view of the package

Note

For Package Manufacturing and Environmental information, visit the Resource Center at http://www.microsemi.com/soc/products/solutions/package/docs.aspx



VQ100		
Pin Number	A1225A Function	
2	MODE	
7	GND	
14	VCC	
15	VCC	
20	GND	
32	GND	
38	VCC	
44	GND	
50	SDO	
55	GND	
62	GND	
63	VCC	


VQ100		
Pin Number	A1225A Function	
64	VCC	
65	VCC	
70	GND	
77	SDI, I/O	
82	GND	
85	PRA, I/O	
87	CLKA, I/O	
88	VCC	
90	CLKB, I/O	
92	PRB, I/O	
94	GND	
100	DCLK, I/O	

Notes:

- 1. All unlisted pin numbers are user I/Os.
- 2. MODE pin should be terminated to GND through a 10K resistor to enable Actionprobe usage; otherwise it can be terminated directly to GND.

3-10 Revision 8

CQ172




Note

For Package Manufacturing and Environmental information, visit the Resource Center at http://www.microsemi.com/soc/products/solutions/package/docs.aspx

3-14 Revision 8



PG100



Orientation Pin


Note

For Package Manufacturing and Environmental information, visit the Resource Center at http://www.microsemi.com/soc/products/solutions/package/docs.aspx

3-16 Revision 8



PG176



Note

For Package Manufacturing and Environmental information, visit the Resource Center at http://www.microsemi.com/soc/products/solutions/package/docs.aspx

3-20 Revision 8



PG176		
Pin Number	A1280A Function	
A9	CLKA, I/O	
В3	DCLK, I/O	
B8	CLKB, I/O	
B14	SDI, I/O	
C3	MODE	
C8	GND	
C9	PRA, I/O	
D4	GND	
D5	VCC	
D6	GND	
D7	PRB, I/O	
D8	VCC	
D10	GND	
D11	VCC	
D12	GND	
E4	GND	
E12	GND	
F4	VCC	
F12	GND	
G4	GND	
G12	VCC	
H2	VCC	

PG176		
Pin Number	A1280A Function	
H3	VCC	
H4	GND	
H12	GND	
H13	VCC	
H14	VCC	
J4	VCC	
J12	GND	
J13	GND	
J14	VCC	
K4	GND	
K12	GND	
L4	GND	
M4	GND	
M5	VCC	
M6	GND	
M8	GND	
M10	GND	
M11	VCC	
M12	GND	
N8	VCC	
P13	SDO	

Notes:

- 1. All unlisted pin numbers are user I/Os.
- 2. MODE pin should be terminated to GND through a 10K resistor to enable Actionprobe usage; otherwise it can be terminated directly to GND.



4 - Datasheet Information

List of Changes

The following table lists critical changes that were made in each version of the datasheet.

Revision	Changes	Page
Revision 8 (January 2012)	The ACT 2 datasheet was formatted newly in the style used for current datasheets. The same information is present (other than noted in the list of changes for this revision) but divided into chapters.	N/A
	Package names used in Table 1 • ACT 2 Product Family Profile and throughout the document were revised to match standards given in <i>Package Mechanical Drawings</i> (SAR 27395).	Ι
	The description for SDO pins had earlier been removed from the datasheet and has now been included again, in the "Pin Descriptions" section (SAR 35819).	2-21
	SDO pin numbers had earlier been removed from package pin assignment tables in the datasheet, and have now been restored to the pin tables (SAR 35819).	3-2
Revision 7 (June 2006)	The "Ordering Information" section was revised to include RoHS information.	II
Revision 6 (December 2000)	In the "PG176" package, pin A3 was incorrectly assigned as CLKA, I/O. A3 is a user I/O. Pin A9 is CLKA, I/O.	3-21