

Welcome to <u>E-XFL.COM</u>

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

Details	
Product Status	Obsolete
Number of LABs/CLBs	451
Number of Logic Elements/Cells	
Total RAM Bits	
Number of I/O	72
Number of Gates	2500
Voltage - Supply	4.5V ~ 5.5V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 70°C (TA)
Package / Case	84-LCC (J-Lead)
Supplier Device Package	84-PLCC (29.31x29.31)
Purchase URL	https://www.e-xfl.com/product-detail/microsemi/a1225a-plg84c


Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Microsemi.

ACT 2 Family FPGAs

### **Ordering Information**



### **Product Plan**

	S	peed Grad	e <sup>1</sup>		Applic	ation <sup>1</sup>	
Device/Package	Std.	-1	-2	С	I	М	В
A1225A Device				•		•	
84-Pin Plastic Leaded Chip Carrier (PL)	1	1	✓	1	1	-	-
100-Pin Plastic Quad Flatpack (PQ)	1	1	✓	1	1	-	-
100-Pin Very Thin Quad Flatpack (VQ)	1	~	✓	1	_	-	_
100-Pin Ceramic Pin Grid Array (PG)	1	1	1	1	-	-	_
A1240A Device							
84-Pin Plastic Leaded Chip Carrier (PL)	1	~	✓	1	1	-	-
132-Pin Ceramic Pin Grid Array (PG)	1	1	<i>✓</i>	1	_	1	1
144-Pin Plastic Quad Flat Pack (PQ)	1	1	✓	1	1	-	-
176-Pin Thin (1.4 mm) Quad Flat Pack (TQ)	1	1	1	1	-	-	_
A1280A Device							
160-Pin Plastic Quad Flatpack (PQ)	1	1	✓	1	1	-	-
172-Pin Ceramic Quad Flatpack (CQ)	1	~	✓	1	_	1	1
176-Pin Ceramic Pin Grid Array (PG)	1	1	1	1	_	1	1
176-Pin Thin (1.4 mm) Quad Flat Pack (TQ)	1	1	1	1	_	-	-
Notes:	Availa	hility:	1	Sneed	d Grade:	1	

1. Applications: C = Commercial I = Industrial M = Military B = MIL-STD-883 Availability:  $\checkmark = Available$  P = Planned- = Not planned Speed Grade: -1 = Approx. 15% faster than Std.

-2 = Approx. 25% faster than Std.

2. Contact your Microsemi SoC Products Group sales representative for product availability.

### **Device Resources**

Device	Logic			User I/Os								
Series	Modules	Gates	PG176	PG132	PG100	PQ160	PQ144	PQ100	PL84	CQ172	TQ176	VQ100
A1225A	451	2,500	-	-	83	-	_	83	72	-	-	83
A1240A	684	4,000	-	104	-	-	104	-	72	-	104	_
A1280A	1,232	8,000	140	_	-	125	_	-	72	140	140	-

Contact your local Microsemi SoC Products Group representative for device availability: http://www.microsemi.com/soc/contact/default.aspx.



#### Table 2-3 • Electrical Specifications

		Con	nmercial	In	dustrial	N	lilitary	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Units
VOH <sup>1</sup>	$(IOH = -10 \text{ mA})^2$	2.4	-	_	_	_	-	V
	(IOH = –6 mA)	3.84	-	_	_	_	-	V
	(IOH = -4 mA)	-	-	3.7	_	3.7	-	V
VOL <sup>1</sup>	(IOL = 10 mA) <sup>2</sup>	-	0.5	_	-	_	-	V
	(IOL = 6 mA)	-	0.33	_	0.40	_	0.40	V
VIL		-0.3	0.8	-0.3	0.8	-0.3	0.8	V
VIH		2.0	VCC + 0.3	2.0	VCC + 0.3	2.0	VCC + 0.3	V
Input Tran	sition Time t <sub>R</sub> , t <sub>F</sub> <sup>2</sup>	-	500	_	500	-	500	ns
C <sub>IO</sub> I/O caj	pacitance <sup>2,3</sup>	-	10	_	10	-	10	pF
Standby C	urrent, ICC <sup>4</sup> (typical = 1 mA)	-	2	_	10	_	20	mA
Leakage C	Current <sup>5</sup>	-10	+10	-10	+10	-10	+10	μA
ICC(D)	Dynamic VCC supply curren	t. See the	Power Dissip	ation see	ction.		1	1

Notes:

1. Only one output tested at a time. VCC = minimum.

2. Not tested, for information only.

3. Includes worst-case PG176 package capacitance. VOUT = 0 V, f = 1 MHz

4. All outputs unloaded. All inputs = VCC or GND, typical ICC = 1 mA. ICC limit includes IPP and ISV during normal operations.

5. VOUT, VIN = VCC or GND.



2-5

To calculate the active power dissipated from the complete design, the switching frequency of each part of the logic must be known. EQ 4 shows a piece-wise linear summation over all components.

Power =VCC<sup>2</sup> \* [(m \* C<sub>EQM</sub> \*  $f_m$ )<sub>modules</sub> + (n \* C<sub>EQI</sub> \*  $f_n$ )<sub>inputs</sub>

+ (p \* ( $C_{EQO}$ +  $C_L$ ) \* fp)outputs

+ 0.5 \* (q1 \* C<sub>EQCR</sub> \* f<sub>q1</sub>)<sub>routed\_Clk1</sub> + (r1 \* f<sub>q1</sub>)<sub>routed\_Clk1</sub>

+ 0.5 \* (q2 \* C<sub>EQCR</sub> \* f<sub>q2</sub>)<sub>routed Clk2</sub> + (r<sub>2</sub> \* f<sub>q2</sub>)<sub>routed Clk2</sub>

#### Where:

m = Number of logic modules switching at fm

n = Number of input buffers switching at fn

p = Number of output buffers switching at f<sub>p</sub>

q1 = Number of clock loads on the first routed array clock

q2 = Number of clock loads on the second routed array clock

r<sub>1</sub> = Fixed capacitance due to first routed array clock

r<sub>2</sub> = Fixed capacitance due to second routed array clock

C<sub>EOM</sub> = Equivalent capacitance of logic modules in pF

C<sub>EOI</sub> = Equivalent capacitance of input buffers in pF

C<sub>FOO</sub> = Equivalent capacitance of output buffers in pF

C<sub>EQCR</sub> = Equivalent capacitance of routed array clock in pF

C<sub>1</sub> = Output lead capacitance in pF

f<sub>m</sub> = Average logic module switching rate in MHz

fn = Average input buffer switching rate in MHz

fp = Average output buffer switching rate in MHz

 $f_{q1}$  = Average first routed array clock rate in MHz

f<sub>g2</sub> = Average second routed array clock rate in MHz

#### Table 2-7 • Fixed Capacitance Values for Microsemi FPGAs

Device Type	r1, routed_Clk1	r2, routed_Clk2
A1225A	106	106.0
A1240A	134	134.2
A1280A	168	167.8

EQ 4





### **Determining Average Switching Frequency**

To determine the switching frequency for a design, you must have a detailed understanding of the data input values to the circuit. The following guidelines are meant to represent worst-case scenarios so that they can be generally used to predict the upper limits of power dissipation. These guidelines are given in Table 2-8.

Table 2-8 • Guidelines for Predicting Power Dissipation	or Predicting Power Dissipation	Table 2-8 • Guidelines for
---	---------------------------------	----------------------------

Data	Value
Logic Modules (m)	80% of modules
Inputs switching (n)	# inputs/4
Outputs switching (p)	# output/4
First routed array clock loads (q1)	40% of sequential modules
Second routed array clock loads (q2)	40% of sequential modules
Load capacitance (CL)	35 pF
Average logic module switching rate (f <sub>m</sub> )	F/10
Average input switching rate (f <sub>n</sub> )	F/5
Average output switching rate (fp)	F/10
Average first routed array clock rate (f <sub>q1</sub> )	F
Average second routed array clock rate (f <sub>q2</sub> )	F/2



### A1225A Timing Characteristics

Table 2-12 • A1225A Worst-Case Commercial Conditions, VCC = 4.75 V, T<sub>J</sub> = 70°C

Logic Mo	odule Propagation Delays <sup>1</sup>	–2 Sj	beed <sup>3</sup>	–1 S	peed	Std. Speed		Units
Paramet	er/Description	Min.	Max.	Min.	Max.	Min.	Max.	1
t <sub>PD1</sub>	Single Module		3.8		4.3		5.0	ns
t <sub>CO</sub>	Sequential Clock to Q		3.8		4.3		5.0	ns
t <sub>GO</sub>	Latch G to Q		3.8		4.3		5.0	ns
t <sub>RS</sub>	Flip-Flop (Latch) Reset to Q		3.8		4.3		5.0	ns
Predicte	d Routing Delays <sup>2</sup>							
t <sub>RD1</sub>	FO = 1 Routing Delay		1.1		1.2		1.4	ns
t <sub>RD2</sub>	FO = 2 Routing Delay		1.7		1.9		2.2	ns
t <sub>RD3</sub>	FO = 3 Routing Delay		2.3		2.6		3.0	ns
t <sub>RD4</sub>	FO = 4 Routing Delay		2.8		3.1		3.7	ns
t <sub>RD8</sub>	FO = 8 Routing Delay		4.4		4.9		5.8	ns
Sequent	ial Timing Characteristics <sup>3,4</sup>							
t <sub>SUD</sub>	Flip-Flop (Latch) Data Input Setup	0.4		0.4		0.5		ns
t <sub>HD</sub>	Flip-Flop (Latch) Data Input Hold	0.0		0.0		0.0		ns
t <sub>SUENA</sub>	Flip-Flop (Latch) Enable Setup	0.8		0.9		1.0		ns
t <sub>HENA</sub>	Flip-Flop (Latch) Enable Hold	0.0		0.0		0.0		ns
t <sub>WCLKA</sub>	Flip-Flop (Latch) Clock Active Pulse Width	4.5		5.0		6.0		ns
t <sub>WASYN</sub>	Flip-Flop (Latch) Clock Asynchronous Pulse Width	4.5		5.0		6.0		ns
t <sub>A</sub>	Flip-Flop Clock Input Period	9.4		11.0		13.0		ns
t <sub>INH</sub>	Input Buffer Latch Hold	0.0		0.0		0.0		ns
t <sub>INSU</sub>	Input Buffer Latch Setup	0.4		0.4		0.5		ns
t <sub>оитн</sub>	Output Buffer Latch Hold	0.0		0.0		0.0		ns
t <sub>outsu</sub>	Output Buffer Latch Setup	0.4		0.4		0.5		ns
f <sub>MAX</sub>	Flip-Flop (Latch) Clock Frequency		105.0		90.0		75.0	MHz

Notes:

1. For dual-module macros, use  $t_{PD1} + t_{RD1} + t_{PDn}$ ,  $t_{CO} + t_{RD1} + t_{PDn}$ , or  $t_{PD1} + t_{RD1} + t_{SUD}$ —whichever is appropriate.

 Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.

3. Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be obtained from the DirectTime Analyzer utility.

4. Setup and hold timing parameters for the Input Buffer Latch are defined with respect to the PAD and the D input. External setup/hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external PAD signal to the G input subtracts (adds) to the internal setup (hold) time.



#### A1240A Timing Characteristics (continued)

Table 2-16 • A1240A Worst-Case Commercial Conditions, VCC = 4.75 V, T<sub>J</sub> = 70°C

I/O Mod	ule Input Propagation Delays		-2 S	peed	–1 S	peed	Std.	Speed	Units
Paramet	ter/Description		Min.	Max.	Min.	Max.	Min.	Max.	
t <sub>INYH</sub>	Pad to Y High			2.9		3.3		3.8	ns
t <sub>INYL</sub>	Pad to Y Low			2.6		3.0		3.5	ns
t <sub>INGH</sub>	G to Y High			5.0		5.7		6.6	ns
t <sub>INGL</sub>	G to Y Low			4.7		5.4		6.3	ns
Input Mo	odule Predicted Input Routing Del	ays <sup>*</sup>					-		
t <sub>IRD1</sub>	FO = 1 Routing Delay			4.2		4.8		5.6	ns
t <sub>IRD2</sub>	FO = 2 Routing Delay			4.8		5.4		6.4	ns
t <sub>IRD3</sub>	FO = 3 Routing Delay			5.4		6.1		7.2	ns
t <sub>IRD4</sub>	FO = 4 Routing Delay			5.9		6.7		7.9	ns
t <sub>IRD8</sub>	FO = 8 Routing Delay			7.9		8.9		10.5	ns
Global (	Clock Network		-				-		
t <sub>CKH</sub>	Input Low to High	FO = 32		10.2		11.0		12.8	ns
		FO = 256		11.8		13.0		15.7	
t <sub>CKL</sub>	Input High to Low	FO = 32		10.2		11.0		12.8	ns
		FO = 256		12.0		13.2		15.9	
t <sub>PWH</sub>	Minimum Pulse Width High	FO = 32	3.8		4.5		5.5		ns
		FO = 256	4.1		5.0		5.8		
t <sub>PWL</sub>	Minimum Pulse Width Low	FO = 32	3.8		4.5		5.5		ns
		FO = 256	4.1		5.0		5.8		
t <sub>CKSW</sub>	Maximum Skew	FO = 32		0.5		0.5		0.5	ns
		FO = 256		2.5		2.5		2.5	
t <sub>SUEXT</sub>	Input Latch External Setup	FO = 32	0.0		0.0		0.0		ns
		FO = 256	0.0		0.0		0.0		
t <sub>HEXT</sub>	Input Latch External Hold	FO = 32	7.0		7.0		7.0		ns
		FO = 256	11.2		11.2		11.2		
t <sub>P</sub>	Minimum Period	FO = 32	8.1		9.1		11.1		ns
		FO = 256	8.8		10.0		11.7		1
f <sub>MAX</sub>	Maximum Frequency	FO = 32		125.0		110.0		90.0	ns
		FO = 256		115.0		100.0		85.0	

Note: \*These parameters should be used for estimating device performance. Optimization techniques may further reduce delays by 0 to 4 ns. Routing delays are for typical designs across worst-case operating conditions. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.

#### A1280A Timing Characteristics (continued)

#### Table 2-19 • A1280A Worst-Case Commercial Conditions, VCC = 4.75 V, T<sub>J</sub> = 70°C

I/O Mod	ule Input Propagation Delays		-2 S	peed	–1 S	peed	Std.	Speed	Units
Parame	ter/Description		Min.	Max.	Min.	Max.	Min.	Max.	1
t <sub>INYH</sub>	Pad to Y High			2.9		3.3		3.8	ns
t <sub>INYL</sub>	Pad to Y Low			2.7		3.0		3.5	ns
t <sub>INGH</sub>	G to Y High			5.0		5.7		6.6	ns
t <sub>INGL</sub>	G to Y Low			4.8		5.4		6.3	ns
Input M	odule Predicted Input Routing Del	ays <sup>*</sup>	-				-	-	
t <sub>IRD1</sub>	FO = 1 Routing Delay			4.6		5.1		6.0	ns
t <sub>IRD2</sub>	FO = 2 Routing Delay			5.2		5.9		6.9	ns
t <sub>IRD3</sub>	FO = 3 Routing Delay			5.6		6.3		7.4	ns
t <sub>IRD4</sub>	FO = 4 Routing Delay			6.5		7.3		8.6	ns
t <sub>IRD8</sub>	FO = 8 Routing Delay			9.4		10.5		12.4	ns
Global (	Clock Network		-				-	-	
t <sub>скн</sub>	Input Low to High	FO = 32		10.2		11.0		12.8	ns
		FO = 256		13.1		14.6		17.2	1
t <sub>CKL</sub>	Input High to Low	FO = 32		10.2		11.0		12.8	ns
		FO = 256		13.3		14.9		17.5	
t <sub>PWH</sub>	Minimum Pulse Width High	FO = 32	5.0		5.5		6.6		ns
		FO = 256	5.8		6.4		7.6		
t <sub>PWL</sub>	Minimum Pulse Width Low	FO = 32	5.0		5.5		6.6		ns
		FO = 256	5.8		6.4		7.6		
t <sub>CKSW</sub>	Maximum Skew	FO = 32		0.5		0.5		0.5	ns
		FO = 256		2.5		2.5		2.5	
t <sub>SUEXT</sub>	Input Latch External Setup	FO = 32	0.0		0.0		0.0		ns
		FO = 256	0.0		0.0		0.0		
t <sub>HEXT</sub>	Input Latch External Hold	FO = 32	7.0		7.0		7.0		ns
		FO = 256	11.2		11.2		11.2		
t <sub>P</sub>	Minimum Period	FO = 32	9.6		11.2		13.3		ns
		FO = 256	10.6		12.6		15.3		]
f <sub>MAX</sub>	Maximum Frequency	FO = 32		105.0		90.0		75.0	ns
		FO = 256		95.0		80.0		65.0	1

Note: \*These parameters should be used for estimating device performance. Optimization techniques may further reduce delays by 0 to 4 ns. Routing delays are for typical designs across worst-case operating conditions. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.

A1280A Timing Characteristics (continued)

### **Pin Descriptions**

#### CLKA Clock A (Input)

TTL Clock input for clock distribution networks. The Clock input is buffered prior to clocking the logic modules. This pin can also be used as an I/O.

#### CLKB Clock B (Input)

TTL Clock input for clock distribution networks. The Clock input is buffered prior to clocking the logic modules. This pin can also be used as an I/O.

#### DCLK Diagnostic Clock (Input)

TTL Clock input for diagnostic probe and device programming. DCLK is active when the MODE pin is High. This pin functions as an I/O when the MODE pin is Low.

#### GND Ground

Low supply voltage.

#### I/O Input/Output (Input, Output)

The I/O pin functions as an input, output, three-state, or bidirectional buffer. Input and output levels are compatible with standard TTL and CMOS specifications. Unused I/O pins are automatically driven Low by the ALS software.

#### MODE Mode (Input)

The MODE pin controls the use of multifunction pins (DCLK, PRA, PRB, SDI). When the MODE pin is High, the special functions are active. When the MODE pin is Low, the pins function as I/Os. To provide Actionprobe capability, the MODE pin should be terminated to GND through a 10K resistor so that the MODE pin can be pulled High when required.

#### NC No Connection

This pin is not connected to circuitry within the device.

#### PRA Probe A (Output)

The Probe A pin is used to output data from any user-defined design node within the device. This independent diagnostic pin can be used in conjunction with the Probe B pin to allow real-time diagnostic output of any signal path within the device. The Probe A pin can be used as a user-defined I/O when debugging has been completed. The pin's probe capabilities can be permanently disabled to protect programmed design confidentiality. PRA is active when the MODE pin is High. This pin functions as an I/O when the MODE pin is Low.

#### PRB Probe B (Output)

The Probe B pin is used to output data from any user-defined design node within the device. This independent diagnostic pin can be used in conjunction with the Probe A pin to allow real-time diagnostic output of any signal path within the device. The Probe B pin can be used as a user-defined I/O when debugging has been completed. The pin's probe capabilities can be permanently disabled to protect programmed design confidentiality. PRB is active when the MODE pin is High. This pin functions as an I/O when the MODE pin is Low.

#### SDI Serial Data Input (Input)

Serial data input for diagnostic probe and device programming. SDI is active when the MODE pin is High. This pin functions as an I/O when the MODE pin is Low.

#### SDO Serial Data Output (Output)


Serial data output for diagnostic probe. SDO is active when the MODE pin is High. This pin functions as an I/O when the MODE pin is Low.

#### VCC 5.0 V Supply Voltage

High supply voltage.

# 3 – Package Pin Assignments


### **PL84**



#### Note

For Package Manufacturing and Environmental information, visit the Resource Center at http://www.microsemi.com/soc/products/solutions/package/docs.aspx.

### PQ100



#### Note

For Package Manufacturing and Environmental information, visit the Resource Center at http://www.microsemi.com/soc/products/solutions/package/docs.aspx



Package Pin Assignments

	PQ100		PQ100
Pin Number	A1225A Function	Pin Number	A1225A Function
2	DCLK, I/O	65	VCC
4	MODE	66	VCC
9	GND	67	VCC
16	VCC	72	GND
17	VCC	79	SDI, I/O
22	GND	84	GND
34	GND	87	PRA, I/O
40	VCC	89	CLKA, I/O
46	GND	90	VCC
52	SDO	92	CLKB, I/O
57	GND	94	PRB, I/O
64	GND	96	GND

Notes:

- 1. All unlisted pin numbers are user I/Os.
- 2. MODE pin should be terminated to GND through a 10K resistor to enable Actionprobe usage; otherwise it can be terminated directly to GND.




Package Pin Assignments

	PQ144	PQ144				
Pin Number	A1240A Function	Pin Number	A1240A Function			
2	MODE	89	VCC			
9	GND	90	VCC			
10	GND	91	VCC			
11	GND	92	VCC			
18	VCC	93	VCC			
19	VCC	100	GND			
20	VCC	101	GND			
21	VCC	102	GND			
28	GND	110	SDI, I/O			
29	GND	116	GND			
30	GND	117	GND			
44	GND	118	GND			
45	GND	123	PRA, I/O			
46	GND	125	CLKA, I/O			
54	VCC	126	VCC			
55	VCC	127	VCC			
56	VCC	128	VCC			
64	GND	130	CLKB, I/O			
65	GND	132	PRB, I/O			
71	SDO	136	GND			
79	GND	137	GND			
80	GND	138	GND			
81	GND	144	DCLK, I/O			
88	GND	-	-			

Notes:

- 1. All unlisted pin numbers are user I/Os.
- 2. MODE pin should be terminated to GND through a 10K resistor to enable Actionprobe usage; otherwise it can be terminated directly to GND.




#### Note

For Package Manufacturing and Environmental information, visit the Resource Center at http://www.microsemi.com/soc/products/solutions/package/docs.aspx

**Microsemi**. ACT 2 Family FPGAs





#### Note

For Package Manufacturing and Environmental information, visit the Resource Center at http://www.microsemi.com/soc/products/solutions/package/docs.aspx

**Microsemi**. ACT 2 Family FPGAs



Package Pin Assignments

TQ176			TQ176			
Pin Number	A1240A Function	A1280A Function	Pin Number	A1240A Function	A1280A Function	
1	GND	GND	82	NC	VCC	
2	MODE	MODE	86	NC	I/O	
8	NC	NC	87	SDO	SDO	
10	NC	I/O	89	GND	GND	
11	NC	I/O	96	NC	I/O	
13	NC	VCC	97	NC	I/O	
18	GND	GND	101	NC	NC	
19	NC	I/O	103	NC	I/O	
20	NC	I/O	106	GND	GND	
22	NC	I/O	107	NC	I/O	
23	GND	GND	108	NC	I/O	
24	NC	VCC	109	GND	GND	
25	VCC	VCC	110	VCC	VCC	
26	NC	I/O	111	GND	GND	
27	NC	I/O	112	VCC	VCC	
28	VCC	VCC	113	VCC	VCC	
29	NC	I/O	114	NC	I/O	
33	NC	NC	115	NC	I/O	
37	NC	I/O	116	NC	VCC	
38	NC	NC	121	NC	NC	
45	GND	GND	124	NC	I/O	
52	NC	VCC	125	NC	I/O	
54	NC	I/O	126	NC	NC	
55	NC	I/O	133	GND	GND	
57	NC	NC	135	SDI, I/O	SDI, I/O	
61	NC	I/O	136	NC	I/O	
64	NC	I/O	140	NC	VCC	
66	NC	I/O	143	NC	I/O	
67	GND	GND	144	NC	I/O	
68	VCC	VCC	145	NC	NC	
74	NC	I/O	147	NC	I/O	
77	NC	NC	151	NC	I/O	
78	NC	I/O	152	PRA, I/O	PRA, I/O	
80	NC	I/O	154	CLKA, I/O	CLKA, I/O	

	PG176	PG176		
Pin Number	A1280A Function	Pin Number	A1280A Functio	
A9	CLKA, I/O	H3	VCC	
B3	DCLK, I/O	H4	GND	
B8	CLKB, I/O	H12	GND	
B14	SDI, I/O	H13	VCC	
C3	MODE	H14	VCC	
C8	GND	J4	VCC	
C9	PRA, I/O	J12	GND	
D4	GND	J13	GND	
D5	VCC	J14	VCC	
D6	GND	K4	GND	
D7	PRB, I/O	K12	GND	
D8	VCC	L4	GND	
D10	GND	M4	GND	
D11	VCC	M5	VCC	
D12	GND	M6	GND	
E4	GND	M8	GND	
E12	GND	M10	GND	
F4	VCC	M11	VCC	
F12	GND	M12	GND	
G4	GND	N8	VCC	
G12	VCC	P13	SDO	
H2	VCC			

Notes:

- 1. All unlisted pin numbers are user I/Os.
- 2. MODE pin should be terminated to GND through a 10K resistor to enable Actionprobe usage; otherwise it can be terminated directly to GND.

# 4 – Datasheet Information

### **List of Changes**

The following table lists critical changes that were made in each version of the datasheet.

Revision	Changes	
Revision 8 (January 2012)	The ACT 2 datasheet was formatted newly in the style used for current datasheets. The same information is present (other than noted in the list of changes for this revision) but divided into chapters.	
	Package names used in Table 1 • ACT 2 Product Family Profile and throughout the document were revised to match standards given in <i>Package Mechanical Drawings</i> (SAR 27395).	
	The description for SDO pins had earlier been removed from the datasheet and has now been included again, in the "Pin Descriptions" section (SAR 35819).	
	SDO pin numbers had earlier been removed from package pin assignment tables in the datasheet, and have now been restored to the pin tables (SAR 35819).	3-2
Revision 7 (June 2006)	The "Ordering Information" section was revised to include RoHS information.	II
Revision 6 (December 2000)	In the "PG176" package, pin A3 was incorrectly assigned as CLKA, I/O. A3 is a user I/O. Pin A9 is CLKA, I/O.	3-21



Datasheet Information

### **Datasheet Categories**

#### Categories

In order to provide the latest information to designers, some datasheet parameters are published before data has been fully characterized from silicon devices. The data provided for a given device is designated as either "Product Brief," "Advance," "Preliminary," or "Production." The definitions of these categories are as follows:

#### **Product Brief**

The product brief is a summarized version of a datasheet (advance or production) and contains general product information. This document gives an overview of specific device and family information.

#### Advance

This version contains initial estimated information based on simulation, other products, devices, or speed grades. This information can be used as estimates, but not for production. This label only applies to the DC and Switching Characteristics chapter of the datasheet and will only be used when the data has not been fully characterized.

#### Preliminary

The datasheet contains information based on simulation and/or initial characterization. The information is believed to be correct, but changes are possible.

#### Production

This version contains information that is considered to be final.

#### **Export Administration Regulations (EAR)**

The products described in this document are subject to the Export Administration Regulations (EAR). They could require an approved export license prior to export from the United States. An export includes release of product or disclosure of technology to a foreign national inside or outside the United States.

# Safety Critical, Life Support, and High-Reliability Applications Policy

The products described in this advance status document may not have completed the Microsemi qualification process. Products may be amended or enhanced during the product introduction and qualification process, resulting in changes in device functionality or performance. It is the responsibility of each customer to ensure the fitness of any product (but especially a new product) for a particular purpose, including appropriateness for safety-critical, life-support, and other high-reliability applications. Consult the Microsemi SoC Products Group Terms and Conditions for specific liability exclusions relating to life-support applications. A reliability report covering all of the SoC Products Group's products is available at http://www.microsemi.com/soc/documents/ORT\_Report.pdf. Microsemi also offers a variety of enhanced qualification and lot acceptance screening procedures. Contact your local sales office for additional reliability information.



Microsemi Corporate Headquarters One Enterprise, Aliso Viejo CA 92656 USA Within the USA: +1 (949) 380-6100 Sales: +1 (949) 380-6136 Fax: +1 (949) 215-4996 Microsemi Corporation (NASDAQ: MSCC) offers a comprehensive portfolio of semiconductor solutions for: aerospace, defense and security; enterprise and communications; and industrial and alternative energy markets. Products include high-performance, high-reliability analog and RF devices, mixed signal and RF integrated circuits, customizable SoCs, FPGAs, and complete subsystems. Microsemi is headquartered in Aliso Viejo, Calif. Learn more at **www.microsemi.com**.

© 2012 Microsemi Corporation. All rights reserved. Microsemi and the Microsemi logo are trademarks of Microsemi Corporation. All other trademarks and service marks are the property of their respective owners.