



Welcome to [E-XFL.COM](#)

### **Understanding Embedded - FPGAs (Field Programmable Gate Array)**

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

#### **Details**

Product Status	Obsolete
Number of LABs/CLBs	684
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	104
Number of Gates	4000
Voltage - Supply	4.5V ~ 5.5V
Mounting Type	Through Hole
Operating Temperature	-55°C ~ 125°C (TC)
Package / Case	132-BCPGA
Supplier Device Package	132-CPGA (34.54x34.54)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/microsemi/a1240a-1pg132m">https://www.e-xfl.com/product-detail/microsemi/a1240a-1pg132m</a>

---

# Table of Contents

---

## ACT 2 Family Overview

General Description .....	1-1
---------------------------	-----

## Detailed Specifications

Operating Conditions .....	2-1
Package Thermal Characteristics .....	2-3
Power Dissipation .....	2-3
ACT 2 Timing Model <sup>1</sup> .....	2-7
Pin Descriptions .....	2-21

## Package Pin Assignments

PL84 .....	3-1
PQ100 .....	3-3
PQ144 .....	3-5
PQ160 .....	3-7
VQ100 .....	3-9
CQ172 .....	3-14
PG100 .....	3-16
PG132 .....	3-18
PG176 .....	3-20

## Datasheet Information

List of Changes .....	4-1
Datasheet Categories .....	4-2
Safety Critical, Life Support, and High-Reliability Applications Policy .....	4-2



**Table 2-3 • Electrical Specifications**

Symbol	Parameter	Commercial		Industrial		Military		Units
		Min.	Max.	Min.	Max.	Min.	Max.	
VOH <sup>1</sup>	(IOH = -10 mA) <sup>2</sup>	2.4	—	—	—	—	—	V
	(IOH = -6 mA)	3.84	—	—	—	—	—	V
	(IOH = -4 mA)	—	—	3.7	—	3.7	—	V
VOL <sup>1</sup>	(IOL = 10 mA) <sup>2</sup>	—	0.5	—	—	—	—	V
	(IOL = 6 mA)	—	0.33	—	0.40	—	0.40	V
VIL		-0.3	0.8	-0.3	0.8	-0.3	0.8	V
VIH		2.0	VCC + 0.3	2.0	VCC + 0.3	2.0	VCC + 0.3	V
Input Transition Time t <sub>R</sub> , t <sub>F</sub> <sup>2</sup>		—	500	—	500	—	500	ns
C <sub>IO</sub> I/O capacitance <sup>2,3</sup>		—	10	—	10	—	10	pF
Standby Current, ICC <sup>4</sup> (typical = 1 mA)		—	2	—	10	—	20	mA
Leakage Current <sup>5</sup>		-10	+10	-10	+10	-10	+10	µA
ICC(D)	Dynamic VCC supply current. See the Power Dissipation section.							

**Notes:**

1. Only one output tested at a time. VCC = minimum.
2. Not tested, for information only.
3. Includes worst-case PG176 package capacitance. VOUT = 0 V, f = 1 MHz
4. All outputs unloaded. All inputs = VCC or GND, typical ICC = 1 mA. ICC limit includes IPP and ISV during normal operations.
5. VOUT, VIN = VCC or GND.

To calculate the active power dissipated from the complete design, the switching frequency of each part of the logic must be known. [EQ 4](#) shows a piece-wise linear summation over all components.

$$\begin{aligned}
\text{Power} = & V_{CC}^2 * [(m * C_{EQM} * f_m)_{\text{modules}} + (n * C_{EQI} * f_n)_{\text{inputs}} \\
& + (p * (C_{EQO} + C_L) * f_p)_{\text{outputs}} \\
& + 0.5 * (q_1 * C_{EQCR} * f_{q1})_{\text{routed_Clk1}} + (r_1 * f_{q1})_{\text{routed_Clk1}} \\
& + 0.5 * (q_2 * C_{EQCR} * f_{q2})_{\text{routed_Clk2}} + (r_2 * f_{q2})_{\text{routed_Clk2}}
\end{aligned}$$

*EQ 4*

Where:

$m$  = Number of logic modules switching at  $f_m$

$n$  = Number of input buffers switching at  $f_n$

$p$  = Number of output buffers switching at  $f_p$

$q_1$  = Number of clock loads on the first routed array clock

$q_2$  = Number of clock loads on the second routed array clock

$r_1$  = Fixed capacitance due to first routed array clock

$r_2$  = Fixed capacitance due to second routed array clock

$C_{EQM}$  = Equivalent capacitance of logic modules in pF

$C_{EQI}$  = Equivalent capacitance of input buffers in pF

$C_{EQO}$  = Equivalent capacitance of output buffers in pF

$C_{EQCR}$  = Equivalent capacitance of routed array clock in pF

$C_L$  = Output lead capacitance in pF

$f_m$  = Average logic module switching rate in MHz

$f_n$  = Average input buffer switching rate in MHz

$f_p$  = Average output buffer switching rate in MHz

$f_{q1}$  = Average first routed array clock rate in MHz

$f_{q2}$  = Average second routed array clock rate in MHz

**Table 2-7 • Fixed Capacitance Values for Microsemi FPGAs**

Device Type	$r_1, \text{routed\_Clk1}$	$r_2, \text{routed\_Clk2}$
A1225A	106	106.0
A1240A	134	134.2
A1280A	168	167.8

## Determining Average Switching Frequency


To determine the switching frequency for a design, you must have a detailed understanding of the data input values to the circuit. The following guidelines are meant to represent worst-case scenarios so that they can be generally used to predict the upper limits of power dissipation. These guidelines are given in [Table 2-8](#).

**Table 2-8 • Guidelines for Predicting Power Dissipation**

Data	Value
Logic Modules (m)	80% of modules
Inputs switching (n)	# inputs/4
Outputs switching (p)	# output/4
First routed array clock loads (q1)	40% of sequential modules
Second routed array clock loads (q2)	40% of sequential modules
Load capacitance ( $C_L$ )	35 pF
Average logic module switching rate ( $f_m$ )	F/10
Average input switching rate ( $f_n$ )	F/5
Average output switching rate ( $f_p$ )	F/10
Average first routed array clock rate ( $f_{q1}$ )	F
Average second routed array clock rate ( $f_{q2}$ )	F/2


## Parameter Measurement

---




**Figure 2-2 • Output Buffer Delays**

---



**Figure 2-3 • AC Test Loads**

---



**Figure 2-4 • Input Buffer Delays**

---





Figure 2-5 • Module Delays

## Sequential Module Timing Characteristics



*Note:* D represents all data functions involving A, B, and S for multiplexed flip-flops.

Figure 2-6 • Flip-Flops and Latches

## Timing Derating Factor (Temperature and Voltage)

**Table 2-9 • Timing Derating Factor (Temperature and Voltage)**


(Commercial Minimum/Maximum Specification) x	Industrial		Military	
	Min.	Max.	Min.	Max.
	0.69	1.11	0.67	1.23

**Table 2-10 • Timing Derating Factor for Designs at Typical Temperature ( $T_J = 25^\circ\text{C}$ ) and Voltage (5.0 V)**

(Commercial Maximum Specification) x	0.85
--------------------------------------	------

**Table 2-11 • Temperature and Voltage Derating Factors  
(normalized to Worst-Case Commercial,  $T_J = 4.75 \text{ V}, 70^\circ\text{C}$ )**

	-55	-40	0	25	70	85	125
<b>4.50</b>	0.75	0.79	0.86	0.92	1.06	1.11	1.23
<b>4.75</b>	0.71	0.75	0.82	0.87	1.00	1.05	1.13
<b>5.00</b>	0.69	0.72	0.80	0.85	0.97	1.02	1.13
<b>5.25</b>	0.68	0.69	0.77	0.82	0.95	0.98	1.09
<b>5.50</b>	0.67	0.69	0.76	0.81	0.93	0.97	1.08



*Note:* This derating factor applies to all routing and propagation delays.

**Figure 2-9 • Junction Temperature and Voltage Derating Curves  
(normalized to Worst-Case Commercial,  $T_J = 4.75 \text{ V}, 70^\circ\text{C}$ )**

### A1225A Timing Characteristics (continued)

Table 2-13 • A1225A Worst-Case Commercial Conditions, VCC = 4.75 V, TJ = 70°C

I/O Module Input Propagation Delays		-2 Speed		-1 Speed		Std. Speed		Units
Parameter/Description		Min.	Max.	Min.	Max.	Min.	Max.	
t <sub>INYH</sub>	Pad to Y High		2.9		3.3		3.8	ns
t <sub>INYL</sub>	Pad to Y Low		2.6		3.0		3.5	ns
t <sub>INGH</sub>	G to Y High		5.0		5.7		6.6	ns
t <sub>INGL</sub>	G to Y Low		4.7		5.4		6.3	ns
<b>Input Module Predicted Input Routing Delays*</b>								
t <sub>IRD1</sub>	FO = 1 Routing Delay		4.1		4.6		5.4	ns
t <sub>IRD2</sub>	FO = 2 Routing Delay		4.6		5.2		6.1	ns
t <sub>IRD3</sub>	FO = 3 Routing Delay		5.3		6.0		7.1	ns
t <sub>IRD4</sub>	FO = 4 Routing Delay		5.7		6.4		7.6	ns
t <sub>IRD8</sub>	FO = 8 Routing Delay		7.4		8.3		9.8	ns
<b>Global Clock Network</b>								
t <sub>CKH</sub>	Input Low to High	FO = 32		10.2		11.0		12.8
		FO = 256		11.8		13.0		15.7
t <sub>CKL</sub>	Input High to Low	FO = 32		10.2		11.0		12.8
		FO = 256		12.0		13.2		15.9
t <sub>PWH</sub>	Minimum Pulse Width High	FO = 32	3.4		4.1		4.5	
		FO = 256	3.8		4.5		5.0	
t <sub>PWL</sub>	Minimum Pulse Width Low	FO = 32	3.4		4.1		4.5	
		FO = 256	3.8		4.5		5.0	
t <sub>CKSW</sub>	Maximum Skew	FO = 32	0.7		0.7		0.7	
		FO = 256	3.5		3.5		3.5	
t <sub>SUEXT</sub>	Input Latch External Setup	FO = 32	0.0		0.0		0.0	
		FO = 256	0.0		0.0		0.0	
t <sub>HEXT</sub>	Input Latch External Hold	FO = 32	7.0		7.0		7.0	
		FO = 256	11.2		11.2		11.2	
t <sub>P</sub>	Minimum Period	FO = 32	7.7		8.3		9.1	
		FO = 256	8.1		8.8		10.0	
f <sub>MAX</sub>	Maximum Frequency	FO = 32		130.0		120.0		110.0
		FO = 256		125.0		115.0		100.0

**Note:** \*These parameters should be used for estimating device performance. Optimization techniques may further reduce delays by 0 to 4 ns. Routing delays are for typical designs across worst-case operating conditions. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.

### A1225A Timing Characteristics (continued)

**Table 2-14 • A1225A Worst-Case Commercial Conditions, VCC = 4.75 V, TJ = 70°C**

TTL Output Module Timing <sup>1</sup>		-2 Speed		-1 Speed		Std. Speed		Units
Parameter/Description		Min.	Max.	Min.	Max.	Min.	Max.	
t <sub>DLH</sub>	Data to Pad High		8.0		9.0		10.6	ns
t <sub>DHL</sub>	Data to Pad Low		10.1		11.4		13.4	ns
t <sub>ENZH</sub>	Enable Pad Z to High		8.9		10.0		11.8	ns
t <sub>ENZL</sub>	Enable Pad Z to Low		11.6		13.2		15.5	ns
t <sub>ENHZ</sub>	Enable Pad High to Z		7.1		8.0		9.4	ns
t <sub>ENLZ</sub>	Enable Pad Low to Z		8.3		9.5		11.1	ns
t <sub>GLH</sub>	G to Pad High		8.9		10.2		11.9	ns
t <sub>GHL</sub>	G to Pad Low		11.2		12.7		14.9	ns
d <sub>TLH</sub>	Delta Low to High		0.07		0.08		0.09	ns/pF
d <sub>THL</sub>	Delta High to Low		0.12		0.13		0.16	ns/pF
CMOS Output Module Timing <sup>1</sup>								
t <sub>DLH</sub>	Data to Pad High		10.1		11.5		13.5	ns
t <sub>DHL</sub>	Data to Pad Low		8.4		9.6		11.2	ns
t <sub>ENZH</sub>	Enable Pad Z to High		8.9		10.0		11.8	ns
t <sub>ENZL</sub>	Enable Pad Z to Low		11.6		13.2		15.5	ns
t <sub>ENHZ</sub>	Enable Pad High to Z		7.1		8.0		9.4	ns
t <sub>ENLZ</sub>	Enable Pad Low to Z		8.3		9.5		11.1	ns
t <sub>GLH</sub>	G to Pad High		8.9		10.2		11.9	ns
t <sub>GHL</sub>	G to Pad Low		11.2		12.7		14.9	ns
d <sub>TLH</sub>	Delta Low to High		0.12		0.13		0.16	ns/pF
d <sub>THL</sub>	Delta High to Low		0.09		0.10		0.12	ns/pF

*Notes:*

1. Delays based on 50 pF loading.
2. SSO information can be found at [www.microsemi.com/soc/techdocs/appnotes/board\\_consideration.aspx](http://www.microsemi.com/soc/techdocs/appnotes/board_consideration.aspx).

## A1240A Timing Characteristics

Table 2-15 • A1240A Worst-Case Commercial Conditions, VCC = 4.75 V, TJ = 70°C

Logic Module Propagation Delays <sup>1</sup>		-2 Speed <sup>3</sup>		-1 Speed		Std. Speed		Units
Parameter/Description		Min.	Max.	Min.	Max.	Min.	Max.	
t <sub>PD1</sub>	Single Module		3.8		4.3		5.0	ns
t <sub>CO</sub>	Sequential Clock to Q		3.8		4.3		5.0	ns
t <sub>GO</sub>	Latch G to Q		3.8		4.3		5.0	ns
t <sub>RS</sub>	Flip-Flop (Latch) Reset to Q		3.8		4.3		5.0	ns
Predicted Routing Delays <sup>2</sup>								
t <sub>RD1</sub>	FO = 1 Routing Delay		1.4		1.5		1.8	ns
t <sub>RD2</sub>	FO = 2 Routing Delay		1.7		2.0		2.3	ns
t <sub>RD3</sub>	FO = 3 Routing Delay		2.3		2.6		3.0	ns
t <sub>RD4</sub>	FO = 4 Routing Delay		3.1		3.5		4.1	ns
t <sub>RD8</sub>	FO = 8 Routing Delay		4.7		5.4		6.3	ns
Sequential Timing Characteristics <sup>3,4</sup>								
t <sub>SUD</sub>	Flip-Flop (Latch) Data Input Setup	0.4		0.4		0.5		ns
t <sub>HD</sub>	Flip-Flop (Latch) Data Input Hold	0.0		0.0		0.0		ns
t <sub>SUENA</sub>	Flip-Flop (Latch) Enable Setup	0.8		0.9		1.0		ns
t <sub>HENA</sub>	Flip-Flop (Latch) Enable Hold	0.0		0.0		0.0		ns
t <sub>WCLKA</sub>	Flip-Flop (Latch) Clock Active Pulse Width	4.5		6.0		6.5		ns
t <sub>WASYN</sub>	Flip-Flop (Latch) Clock Asynchronous Pulse Width	4.5		6.0		6.5		ns
t <sub>A</sub>	Flip-Flop Clock Input Period	9.8		12.0		15.0		ns
t <sub>INH</sub>	Input Buffer Latch Hold	0.0		0.0		0.0		ns
t <sub>INSU</sub>	Input Buffer Latch Setup	0.4		0.4		0.5		ns
t <sub>OUTH</sub>	Output Buffer Latch Hold	0.0		0.0		0.0		ns
t <sub>OUTSU</sub>	Output Buffer Latch Setup	0.4		0.4		0.5		ns
f <sub>MAX</sub>	Flip-Flop (Latch) Clock Frequency		100.0		80.0		66.0	MHz

**Notes:**

- For dual-module macros, use  $t_{PD1} + t_{RD1} + t_{PDn}$ ,  $t_{CO} + t_{RD1} + t_{PDn}$ , or  $t_{PD1} + t_{RD1} + t_{SUD}$ —whichever is appropriate.
- Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.
- Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be obtained from the DirectTime Analyzer utility.
- Setup and hold timing parameters for the Input Buffer Latch are defined with respect to the PAD and the D input. External setup/hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external PAD signal to the G input subtracts (adds) to the internal setup (hold) time.

### A1240A Timing Characteristics (continued)

**Table 2-16 • A1240A Worst-Case Commercial Conditions, VCC = 4.75 V, T<sub>J</sub> = 70°C**

I/O Module Input Propagation Delays		-2 Speed		-1 Speed		Std. Speed		Units
Parameter/Description		Min.	Max.	Min.	Max.	Min.	Max.	
t <sub>INYH</sub>	Pad to Y High		2.9		3.3		3.8	ns
t <sub>INYL</sub>	Pad to Y Low		2.6		3.0		3.5	ns
t <sub>INGH</sub>	G to Y High		5.0		5.7		6.6	ns
t <sub>INGL</sub>	G to Y Low		4.7		5.4		6.3	ns
<b>Input Module Predicted Input Routing Delays*</b>								
t <sub>IRD1</sub>	FO = 1 Routing Delay		4.2		4.8		5.6	ns
t <sub>IRD2</sub>	FO = 2 Routing Delay		4.8		5.4		6.4	ns
t <sub>IRD3</sub>	FO = 3 Routing Delay		5.4		6.1		7.2	ns
t <sub>IRD4</sub>	FO = 4 Routing Delay		5.9		6.7		7.9	ns
t <sub>IRD8</sub>	FO = 8 Routing Delay		7.9		8.9		10.5	ns
<b>Global Clock Network</b>								
t <sub>CKH</sub>	Input Low to High	FO = 32		10.2		11.0		12.8
		FO = 256		11.8		13.0		15.7
t <sub>CKL</sub>	Input High to Low	FO = 32		10.2		11.0		12.8
		FO = 256		12.0		13.2		15.9
t <sub>PWH</sub>	Minimum Pulse Width High	FO = 32	3.8		4.5		5.5	
		FO = 256	4.1		5.0		5.8	
t <sub>PWL</sub>	Minimum Pulse Width Low	FO = 32	3.8		4.5		5.5	
		FO = 256	4.1		5.0		5.8	
t <sub>CKSW</sub>	Maximum Skew	FO = 32	0.5		0.5		0.5	
		FO = 256	2.5		2.5		2.5	
t <sub>SUEXT</sub>	Input Latch External Setup	FO = 32	0.0		0.0		0.0	
		FO = 256	0.0		0.0		0.0	
t <sub>HEXT</sub>	Input Latch External Hold	FO = 32	7.0		7.0		7.0	
		FO = 256	11.2		11.2		11.2	
t <sub>P</sub>	Minimum Period	FO = 32	8.1		9.1		11.1	
		FO = 256	8.8		10.0		11.7	
f <sub>MAX</sub>	Maximum Frequency	FO = 32		125.0		110.0		90.0
		FO = 256		115.0		100.0		85.0

**Note:** \*These parameters should be used for estimating device performance. Optimization techniques may further reduce delays by 0 to 4 ns. Routing delays are for typical designs across worst-case operating conditions. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.

PL84			
Pin Number	A1225A Function	A1240A Function	A1280A Function
2	CLKB, I/O	CLKB, I/O	CLKB, I/O
4	PRB, I/O	PRB, I/O	PRB, I/O
6	GND	GND	GND
10	DCLK, I/O	DCLK, I/O	DCLK, I/O
12	MODE	MODE	MODE
22	VCC	VCC	VCC
23	VCC	VCC	VCC
28	GND	GND	GND
43	VCC	VCC	VCC
49	GND	GND	GND
52	SDO	SDO	SDO
63	GND	GND	GND
64	VCC	VCC	VCC
65	VCC	VCC	VCC
70	GND	GND	GND
76	SDI, I/O	SDI, I/O	SDI, I/O
81	PRA, I/O	PRA, I/O	PRA, I/O
83	CLKA, I/O	CLKA, I/O	CLKA, I/O
84	VCC	VCC	VCC

*Notes:*

1. All unlisted pin numbers are user I/Os.
2. MODE pin should be terminated to GND through a 10K resistor to enable Actionprobe usage; otherwise it can be terminated directly to GND.

<b>PQ160</b>	
<b>Pin Number</b>	<b>A1280A Function</b>
2	DCLK, I/O
6	VCC
11	GND
16	PRB, I/O
18	CLKB, I/O
20	VCC
21	CLKA, I/O
23	PRA, I/O
30	GND
35	VCC
38	SDI, I/O
40	GND
44	GND
49	GND
54	VCC
57	VCC
58	VCC
59	GND
60	VCC
61	GND
64	GND


<b>PQ160</b>	
<b>Pin Number</b>	<b>A1280A Function</b>
69	GND
80	GND
82	SDO
86	VCC
89	GN
98	GND
99	GND
109	GND
114	VCC
120	GND
125	GND
130	GND
135	VCC
138	VCC
139	VCC
140	GND
145	GND
150	VCC
155	GND
159	MODE
160	GND

**Notes:**

1. All unlisted pin numbers are user I/Os.
2. MODE pin should be terminated to GND through a 10K resistor to enable Actionprobe usage; otherwise it can be terminated directly to GND.

## PG100

---



● Orientation Pin

---

### Note

For Package Manufacturing and Environmental information, visit the Resource Center at  
<http://www.microsemi.com/soc/products/solutions/package/docs.aspx>


PG100		PG100	
Pin Number	A1225A Function	Pin Number	A1225A Function
A4	PRB, I/O	E11	VCC
A7	PRA, I/O	F3	VCC
B6	VCC	F9	VCC
C2	MODE	F10	VCC
C3	DCLK, I/O	F11	GND
C5	GND	G1	VCC
C6	CLKA, I/O	G3	GND
C7	GND	G9	GND
C8	SDI, I/O	J5	GND
D6	CLKB, I/O	J7	GND
D10	GND	J9	SDO
E3	GND	K6	VCC

*Notes:*

1. All unlisted pin numbers are user I/Os.
2. MODE pin should be terminated to GND through a 10K resistor to enable Actionprobe usage; otherwise it can be terminated directly to GND.

## PG132

---



● Orientation Pin


---

### Note

For Package Manufacturing and Environmental information, visit the Resource Center at  
<http://www.microsemi.com/soc/products/solutions/package/docs.aspx>

## PG176

---



---

### Note

For Package Manufacturing and Environmental information, visit the Resource Center at  
<http://www.microsemi.com/soc/products/solutions/package/docs.aspx>

PG176		PG176	
Pin Number	A1280A Function	Pin Number	A1280A Function
A9	CLKA, I/O	H3	VCC
B3	DCLK, I/O	H4	GND
B8	CLKB, I/O	H12	GND
B14	SDI, I/O	H13	VCC
C3	MODE	H14	VCC
C8	GND	J4	VCC
C9	PRA, I/O	J12	GND
D4	GND	J13	GND
D5	VCC	J14	VCC
D6	GND	K4	GND
D7	PRB, I/O	K12	GND
D8	VCC	L4	GND
D10	GND	M4	GND
D11	VCC	M5	VCC
D12	GND	M6	GND
E4	GND	M8	GND
E12	GND	M10	GND
F4	VCC	M11	VCC
F12	GND	M12	GND
G4	GND	N8	VCC
G12	VCC	P13	SDO
H2	VCC		

*Notes:*

1. All unlisted pin numbers are user I/Os.
2. MODE pin should be terminated to GND through a 10K resistor to enable Actionprobe usage; otherwise it can be terminated directly to GND.

