

Welcome to [E-XFL.COM](#)

Understanding Embedded - FPGAs (Field Programmable Gate Array)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

Details

| | |
|--------------------------------|---|
| Product Status | Obsolete |
| Number of LABs/CLBs | 684 |
| Number of Logic Elements/Cells | - |
| Total RAM Bits | - |
| Number of I/O | 104 |
| Number of Gates | 4000 |
| Voltage - Supply | 4.5V ~ 5.5V |
| Mounting Type | Surface Mount |
| Operating Temperature | 0°C ~ 70°C (TA) |
| Package / Case | 144-BQFP |
| Supplier Device Package | 144-PQFP (28x28) |
| Purchase URL | https://www.e-xfl.com/product-detail/microsemi/a1240a-1pqg144c |

Table of Contents

ACT 2 Family Overview

| | |
|---------------------------|-----|
| General Description | 1-1 |
|---------------------------|-----|

Detailed Specifications

| | |
|---------------------------------------|------|
| Operating Conditions | 2-1 |
| Package Thermal Characteristics | 2-3 |
| Power Dissipation | 2-3 |
| ACT 2 Timing Model ¹ | 2-7 |
| Pin Descriptions | 2-21 |


Package Pin Assignments

| | |
|-------------|------|
| PL84 | 3-1 |
| PQ100 | 3-3 |
| PQ144 | 3-5 |
| PQ160 | 3-7 |
| VQ100 | 3-9 |
| CQ172 | 3-14 |
| PG100 | 3-16 |
| PG132 | 3-18 |
| PG176 | 3-20 |

Datasheet Information

| | |
|---|-----|
| List of Changes | 4-1 |
| Datasheet Categories | 4-2 |
| Safety Critical, Life Support, and High-Reliability Applications Policy | 4-2 |

ACT 2 Timing Model¹



Notes:

- Values shown for A1240A-2 at worst-case commercial conditions.
- Input module predicted routing delay

Figure 2-1 • Timing Model

A1225A Timing Characteristics (continued)

Table 2-13 • A1225A Worst-Case Commercial Conditions, VCC = 4.75 V, TJ = 70°C

| I/O Module Input Propagation Delays | | -2 Speed | | -1 Speed | | Std. Speed | | Units |
|---|----------------------------|----------|------|----------|------|------------|------|-------|
| Parameter/Description | | Min. | Max. | Min. | Max. | Min. | Max. | |
| t _{INYH} | Pad to Y High | | 2.9 | | 3.3 | | 3.8 | ns |
| t _{INYL} | Pad to Y Low | | 2.6 | | 3.0 | | 3.5 | ns |
| t _{INGH} | G to Y High | | 5.0 | | 5.7 | | 6.6 | ns |
| t _{INGL} | G to Y Low | | 4.7 | | 5.4 | | 6.3 | ns |
| Input Module Predicted Input Routing Delays* | | | | | | | | |
| t _{IRD1} | FO = 1 Routing Delay | | 4.1 | | 4.6 | | 5.4 | ns |
| t _{IRD2} | FO = 2 Routing Delay | | 4.6 | | 5.2 | | 6.1 | ns |
| t _{IRD3} | FO = 3 Routing Delay | | 5.3 | | 6.0 | | 7.1 | ns |
| t _{IRD4} | FO = 4 Routing Delay | | 5.7 | | 6.4 | | 7.6 | ns |
| t _{IRD8} | FO = 8 Routing Delay | | 7.4 | | 8.3 | | 9.8 | ns |
| Global Clock Network | | | | | | | | |
| t _{CKH} | Input Low to High | FO = 32 | | 10.2 | | 11.0 | | 12.8 |
| | | FO = 256 | | 11.8 | | 13.0 | | 15.7 |
| t _{CKL} | Input High to Low | FO = 32 | | 10.2 | | 11.0 | | 12.8 |
| | | FO = 256 | | 12.0 | | 13.2 | | 15.9 |
| t _{PWH} | Minimum Pulse Width High | FO = 32 | 3.4 | | 4.1 | | 4.5 | |
| | | FO = 256 | 3.8 | | 4.5 | | 5.0 | |
| t _{PWL} | Minimum Pulse Width Low | FO = 32 | 3.4 | | 4.1 | | 4.5 | |
| | | FO = 256 | 3.8 | | 4.5 | | 5.0 | |
| t _{CKSW} | Maximum Skew | FO = 32 | 0.7 | | 0.7 | | 0.7 | |
| | | FO = 256 | 3.5 | | 3.5 | | 3.5 | |
| t _{SUEXT} | Input Latch External Setup | FO = 32 | 0.0 | | 0.0 | | 0.0 | |
| | | FO = 256 | 0.0 | | 0.0 | | 0.0 | |
| t _{HEXT} | Input Latch External Hold | FO = 32 | 7.0 | | 7.0 | | 7.0 | |
| | | FO = 256 | 11.2 | | 11.2 | | 11.2 | |
| t _P | Minimum Period | FO = 32 | 7.7 | | 8.3 | | 9.1 | |
| | | FO = 256 | 8.1 | | 8.8 | | 10.0 | |
| f _{MAX} | Maximum Frequency | FO = 32 | | 130.0 | | 120.0 | | 110.0 |
| | | FO = 256 | | 125.0 | | 115.0 | | 100.0 |

Note: *These parameters should be used for estimating device performance. Optimization techniques may further reduce delays by 0 to 4 ns. Routing delays are for typical designs across worst-case operating conditions. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.

A1225A Timing Characteristics (continued)

Table 2-14 • A1225A Worst-Case Commercial Conditions, VCC = 4.75 V, TJ = 70°C

| TTL Output Module Timing ¹ | | -2 Speed | | -1 Speed | | Std. Speed | | Units |
|--|----------------------|----------|------|----------|------|------------|------|-------|
| Parameter/Description | | Min. | Max. | Min. | Max. | Min. | Max. | |
| t _{DLH} | Data to Pad High | | 8.0 | | 9.0 | | 10.6 | ns |
| t _{DHL} | Data to Pad Low | | 10.1 | | 11.4 | | 13.4 | ns |
| t _{ENZH} | Enable Pad Z to High | | 8.9 | | 10.0 | | 11.8 | ns |
| t _{ENZL} | Enable Pad Z to Low | | 11.6 | | 13.2 | | 15.5 | ns |
| t _{ENHZ} | Enable Pad High to Z | | 7.1 | | 8.0 | | 9.4 | ns |
| t _{ENLZ} | Enable Pad Low to Z | | 8.3 | | 9.5 | | 11.1 | ns |
| t _{GLH} | G to Pad High | | 8.9 | | 10.2 | | 11.9 | ns |
| t _{GHL} | G to Pad Low | | 11.2 | | 12.7 | | 14.9 | ns |
| d _{TLH} | Delta Low to High | | 0.07 | | 0.08 | | 0.09 | ns/pF |
| d _{THL} | Delta High to Low | | 0.12 | | 0.13 | | 0.16 | ns/pF |
| CMOS Output Module Timing ¹ | | | | | | | | |
| t _{DLH} | Data to Pad High | | 10.1 | | 11.5 | | 13.5 | ns |
| t _{DHL} | Data to Pad Low | | 8.4 | | 9.6 | | 11.2 | ns |
| t _{ENZH} | Enable Pad Z to High | | 8.9 | | 10.0 | | 11.8 | ns |
| t _{ENZL} | Enable Pad Z to Low | | 11.6 | | 13.2 | | 15.5 | ns |
| t _{ENHZ} | Enable Pad High to Z | | 7.1 | | 8.0 | | 9.4 | ns |
| t _{ENLZ} | Enable Pad Low to Z | | 8.3 | | 9.5 | | 11.1 | ns |
| t _{GLH} | G to Pad High | | 8.9 | | 10.2 | | 11.9 | ns |
| t _{GHL} | G to Pad Low | | 11.2 | | 12.7 | | 14.9 | ns |
| d _{TLH} | Delta Low to High | | 0.12 | | 0.13 | | 0.16 | ns/pF |
| d _{THL} | Delta High to Low | | 0.09 | | 0.10 | | 0.12 | ns/pF |

Notes:

1. Delays based on 50 pF loading.
2. SSO information can be found at www.microsemi.com/soc/techdocs/appnotes/board_consideration.aspx.

A1240A Timing Characteristics (continued)

Table 2-16 • A1240A Worst-Case Commercial Conditions, VCC = 4.75 V, T_J = 70°C

| I/O Module Input Propagation Delays | | -2 Speed | | -1 Speed | | Std. Speed | | Units |
|---|----------------------------|----------|------|----------|------|------------|------|-------|
| Parameter/Description | | Min. | Max. | Min. | Max. | Min. | Max. | |
| t _{INYH} | Pad to Y High | | 2.9 | | 3.3 | | 3.8 | ns |
| t _{INYL} | Pad to Y Low | | 2.6 | | 3.0 | | 3.5 | ns |
| t _{INGH} | G to Y High | | 5.0 | | 5.7 | | 6.6 | ns |
| t _{INGL} | G to Y Low | | 4.7 | | 5.4 | | 6.3 | ns |
| Input Module Predicted Input Routing Delays* | | | | | | | | |
| t _{IRD1} | FO = 1 Routing Delay | | 4.2 | | 4.8 | | 5.6 | ns |
| t _{IRD2} | FO = 2 Routing Delay | | 4.8 | | 5.4 | | 6.4 | ns |
| t _{IRD3} | FO = 3 Routing Delay | | 5.4 | | 6.1 | | 7.2 | ns |
| t _{IRD4} | FO = 4 Routing Delay | | 5.9 | | 6.7 | | 7.9 | ns |
| t _{IRD8} | FO = 8 Routing Delay | | 7.9 | | 8.9 | | 10.5 | ns |
| Global Clock Network | | | | | | | | |
| t _{CKH} | Input Low to High | FO = 32 | | 10.2 | | 11.0 | | 12.8 |
| | | FO = 256 | | 11.8 | | 13.0 | | 15.7 |
| t _{CKL} | Input High to Low | FO = 32 | | 10.2 | | 11.0 | | 12.8 |
| | | FO = 256 | | 12.0 | | 13.2 | | 15.9 |
| t _{PWH} | Minimum Pulse Width High | FO = 32 | 3.8 | | 4.5 | | 5.5 | |
| | | FO = 256 | 4.1 | | 5.0 | | 5.8 | |
| t _{PWL} | Minimum Pulse Width Low | FO = 32 | 3.8 | | 4.5 | | 5.5 | |
| | | FO = 256 | 4.1 | | 5.0 | | 5.8 | |
| t _{CKSW} | Maximum Skew | FO = 32 | 0.5 | | 0.5 | | 0.5 | |
| | | FO = 256 | 2.5 | | 2.5 | | 2.5 | |
| t _{SUEXT} | Input Latch External Setup | FO = 32 | 0.0 | | 0.0 | | 0.0 | |
| | | FO = 256 | 0.0 | | 0.0 | | 0.0 | |
| t _{HEXT} | Input Latch External Hold | FO = 32 | 7.0 | | 7.0 | | 7.0 | |
| | | FO = 256 | 11.2 | | 11.2 | | 11.2 | |
| t _P | Minimum Period | FO = 32 | 8.1 | | 9.1 | | 11.1 | |
| | | FO = 256 | 8.8 | | 10.0 | | 11.7 | |
| f _{MAX} | Maximum Frequency | FO = 32 | | 125.0 | | 110.0 | | 90.0 |
| | | FO = 256 | | 115.0 | | 100.0 | | 85.0 |

Note: *These parameters should be used for estimating device performance. Optimization techniques may further reduce delays by 0 to 4 ns. Routing delays are for typical designs across worst-case operating conditions. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.

A1280A Timing Characteristics

Table 2-18 • A1280A Worst-Case Commercial Conditions, VCC = 4.75 V, TJ = 70°C


| Logic Module Propagation Delays ¹ | | -2 Speed ³ | | -1 Speed | | Std. Speed | | Units |
|--|--|-----------------------|------|----------|------|------------|------|-------|
| Parameter/Description | | Min. | Max. | Min. | Max. | Min. | Max. | |
| t _{PD1} | Single Module | | 3.8 | | 4.3 | | 5.0 | ns |
| t _{CO} | Sequential Clock to Q | | 3.8 | | 4.3 | | 5.0 | ns |
| t _{GO} | Latch G to Q | | 3.8 | | 4.3 | | 5.0 | ns |
| t _{RS} | Flip-Flop (Latch) Reset to Q | | 3.8 | | 4.3 | | 5.0 | ns |
| Predicted Routing Delays ² | | | | | | | | |
| t _{RD1} | FO = 1 Routing Delay | | 1.7 | | 2.0 | | 2.3 | ns |
| t _{RD2} | FO = 2 Routing Delay | | 2.5 | | 2.8 | | 3.3 | ns |
| t _{RD3} | FO = 3 Routing Delay | | 3.0 | | 3.4 | | 4.0 | ns |
| t _{RD4} | FO = 4 Routing Delay | | 3.7 | | 4.2 | | 4.9 | ns |
| t _{RD8} | FO = 8 Routing Delay | | 6.7 | | 7.5 | | 8.8 | ns |
| Sequential Timing Characteristics ^{3,4} | | | | | | | | |
| t _{SUD} | Flip-Flop (Latch) Data Input Setup | 0.4 | | 0.4 | | 0.5 | | ns |
| t _{HD} | Flip-Flop (Latch) Data Input Hold | 0.0 | | 0.0 | | 0.0 | | ns |
| t _{SUENA} | Flip-Flop (Latch) Enable Setup | 0.8 | | 0.9 | | 1.0 | | ns |
| t _{HENA} | Flip-Flop (Latch) Enable Hold | 0.0 | | 0.0 | | 0.0 | | ns |
| t _{WCLKA} | Flip-Flop (Latch) Clock Active Pulse Width | 5.5 | | 6.0 | | 7.0 | | ns |
| t _{WASYN} | Flip-Flop (Latch) Clock Asynchronous Pulse Width | 5.5 | | 6.0 | | 7.0 | | ns |
| t _A | Flip-Flop Clock Input Period | 11.7 | | 13.3 | | 18.0 | | ns |
| t _{INH} | Input Buffer Latch Hold | 0.0 | | 0.0 | | 0.0 | | ns |
| t _{INSU} | Input Buffer Latch Setup | 0.4 | | 0.4 | | 0.5 | | ns |
| t _{OUTH} | Output Buffer Latch Hold | 0.0 | | 0.0 | | 0.0 | | ns |
| t _{OUTSU} | Output Buffer Latch Setup | 0.4 | | 0.4 | | 0.5 | | ns |
| f _{MAX} | Flip-Flop (Latch) Clock Frequency | | 85.0 | | 75.0 | | 50.0 | MHz |

Notes:

1. For dual-module macros, use $t_{PD1} + t_{RD1} + t_{PDn}$, $t_{CO} + t_{RD1} + t_{PDn}$, or $t_{PD1} + t_{RD1} + t_{SUD}$ —whichever is appropriate.
2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.
3. Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be obtained from the DirectTime Analyzer utility.
4. Setup and hold timing parameters for the Input Buffer Latch are defined with respect to the PAD and the D input. External setup/hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external PAD signal to the G input subtracts (adds) to the internal setup (hold) time.

3 – Package Pin Assignments

PL84



Note

For Package Manufacturing and Environmental information, visit the Resource Center at <http://www.microsemi.com/soc/products/solutions/package/docs.aspx>.

| PL84 | | | |
|------------|-----------------|-----------------|-----------------|
| Pin Number | A1225A Function | A1240A Function | A1280A Function |
| 2 | CLKB, I/O | CLKB, I/O | CLKB, I/O |
| 4 | PRB, I/O | PRB, I/O | PRB, I/O |
| 6 | GND | GND | GND |
| 10 | DCLK, I/O | DCLK, I/O | DCLK, I/O |
| 12 | MODE | MODE | MODE |
| 22 | VCC | VCC | VCC |
| 23 | VCC | VCC | VCC |
| 28 | GND | GND | GND |
| 43 | VCC | VCC | VCC |
| 49 | GND | GND | GND |
| 52 | SDO | SDO | SDO |
| 63 | GND | GND | GND |
| 64 | VCC | VCC | VCC |
| 65 | VCC | VCC | VCC |
| 70 | GND | GND | GND |
| 76 | SDI, I/O | SDI, I/O | SDI, I/O |
| 81 | PRA, I/O | PRA, I/O | PRA, I/O |
| 83 | CLKA, I/O | CLKA, I/O | CLKA, I/O |
| 84 | VCC | VCC | VCC |

Notes:

1. All unlisted pin numbers are user I/Os.
2. MODE pin should be terminated to GND through a 10K resistor to enable Actionprobe usage; otherwise it can be terminated directly to GND.


| PQ100 | |
|-------------------|------------------------|
| Pin Number | A1225A Function |
| 2 | DCLK, I/O |
| 4 | MODE |
| 9 | GND |
| 16 | VCC |
| 17 | VCC |
| 22 | GND |
| 34 | GND |
| 40 | VCC |
| 46 | GND |
| 52 | SDO |
| 57 | GND |
| 64 | GND |

| PQ100 | |
|-------------------|------------------------|
| Pin Number | A1225A Function |
| 65 | VCC |
| 66 | VCC |
| 67 | VCC |
| 72 | GND |
| 79 | SDI, I/O |
| 84 | GND |
| 87 | PRA, I/O |
| 89 | CLKA, I/O |
| 90 | VCC |
| 92 | CLKB, I/O |
| 94 | PRB, I/O |
| 96 | GND |

Notes:

1. All unlisted pin numbers are user I/Os.
2. MODE pin should be terminated to GND through a 10K resistor to enable Actionprobe usage; otherwise it can be terminated directly to GND.

PQ144



Note

For Package Manufacturing and Environmental information, visit the Resource Center at
<http://www.microsemi.com/soc/products/solutions/package/docs.aspx>

| PQ144 | |
|-------------------|------------------------|
| Pin Number | A1240A Function |
| 2 | MODE |
| 9 | GND |
| 10 | GND |
| 11 | GND |
| 18 | VCC |
| 19 | VCC |
| 20 | VCC |
| 21 | VCC |
| 28 | GND |
| 29 | GND |
| 30 | GND |
| 44 | GND |
| 45 | GND |
| 46 | GND |
| 54 | VCC |
| 55 | VCC |
| 56 | VCC |
| 64 | GND |
| 65 | GND |
| 71 | SDO |
| 79 | GND |
| 80 | GND |
| 81 | GND |
| 88 | GND |

| PQ144 | |
|-------------------|------------------------|
| Pin Number | A1240A Function |
| 89 | VCC |
| 90 | VCC |
| 91 | VCC |
| 92 | VCC |
| 93 | VCC |
| 100 | GND |
| 101 | GND |
| 102 | GND |
| 110 | SDI, I/O |
| 116 | GND |
| 117 | GND |
| 118 | GND |
| 123 | PRA, I/O |
| 125 | CLKA, I/O |
| 126 | VCC |
| 127 | VCC |
| 128 | VCC |
| 130 | CLKB, I/O |
| 132 | PRB, I/O |
| 136 | GND |
| 137 | GND |
| 138 | GND |
| 144 | DCLK, I/O |

Notes:

1. All unlisted pin numbers are user I/Os.
2. MODE pin should be terminated to GND through a 10K resistor to enable Actionprobe usage; otherwise it can be terminated directly to GND.


| VQ100 | |
|-------------------|------------------------|
| Pin Number | A1225A Function |
| 2 | MODE |
| 7 | GND |
| 14 | VCC |
| 15 | VCC |
| 20 | GND |
| 32 | GND |
| 38 | VCC |
| 44 | GND |
| 50 | SDO |
| 55 | GND |
| 62 | GND |
| 63 | VCC |

| VQ100 | |
|-------------------|------------------------|
| Pin Number | A1225A Function |
| 64 | VCC |
| 65 | VCC |
| 70 | GND |
| 77 | SDI, I/O |
| 82 | GND |
| 85 | PRA, I/O |
| 87 | CLKA, I/O |
| 88 | VCC |
| 90 | CLKB, I/O |
| 92 | PRB, I/O |
| 94 | GND |
| 100 | DCLK, I/O |

Notes:

1. All unlisted pin numbers are user I/Os.
2. MODE pin should be terminated to GND through a 10K resistor to enable Actionprobe usage; otherwise it can be terminated directly to GND.

TQ176



Note

For Package Manufacturing and Environmental information, visit the Resource Center at
<http://www.microsemi.com/soc/products/solutions/package/docs.aspx>

| TQ176 | | |
|------------|-----------------|-----------------|
| Pin Number | A1240A Function | A1280A Function |
| 1 | GND | GND |
| 2 | MODE | MODE |
| 8 | NC | NC |
| 10 | NC | I/O |
| 11 | NC | I/O |
| 13 | NC | VCC |
| 18 | GND | GND |
| 19 | NC | I/O |
| 20 | NC | I/O |
| 22 | NC | I/O |
| 23 | GND | GND |
| 24 | NC | VCC |
| 25 | VCC | VCC |
| 26 | NC | I/O |
| 27 | NC | I/O |
| 28 | VCC | VCC |
| 29 | NC | I/O |
| 33 | NC | NC |
| 37 | NC | I/O |
| 38 | NC | NC |
| 45 | GND | GND |
| 52 | NC | VCC |
| 54 | NC | I/O |
| 55 | NC | I/O |
| 57 | NC | NC |
| 61 | NC | I/O |
| 64 | NC | I/O |
| 66 | NC | I/O |
| 67 | GND | GND |
| 68 | VCC | VCC |
| 74 | NC | I/O |
| 77 | NC | NC |
| 78 | NC | I/O |
| 80 | NC | I/O |


| TQ176 | | |
|------------|-----------------|-----------------|
| Pin Number | A1240A Function | A1280A Function |
| 82 | NC | VCC |
| 86 | NC | I/O |
| 87 | SDO | SDO |
| 89 | GND | GND |
| 96 | NC | I/O |
| 97 | NC | I/O |
| 101 | NC | NC |
| 103 | NC | I/O |
| 106 | GND | GND |
| 107 | NC | I/O |
| 108 | NC | I/O |
| 109 | GND | GND |
| 110 | VCC | VCC |
| 111 | GND | GND |
| 112 | VCC | VCC |
| 113 | VCC | VCC |
| 114 | NC | I/O |
| 115 | NC | I/O |
| 116 | NC | VCC |
| 121 | NC | NC |
| 124 | NC | I/O |
| 125 | NC | I/O |
| 126 | NC | NC |
| 133 | GND | GND |
| 135 | SDI, I/O | SDI, I/O |
| 136 | NC | I/O |
| 140 | NC | VCC |
| 143 | NC | I/O |
| 144 | NC | I/O |
| 145 | NC | NC |
| 147 | NC | I/O |
| 151 | NC | I/O |
| 152 | PRA, I/O | PRA, I/O |
| 154 | CLKA, I/O | CLKA, I/O |

| CQ172 | | CQ172 | |
|------------|-----------------|------------|-----------------|
| Pin Number | A1280A Function | Pin Number | A1280A Function |
| 1 | MODE | 107 | VCC |
| 7 | GND | 108 | GND |
| 12 | VCC | 109 | VCC |
| 17 | GND | 110 | VCC |
| 22 | GND | 113 | VCC |
| 23 | VCC | 118 | GND |
| 24 | VCC | 123 | GND |
| 27 | VCC | 131 | SDI, I/O |
| 32 | GND | 136 | VCC |
| 37 | GND | 141 | GND |
| 50 | VCC | 148 | PRA, I/O |
| 55 | GND | 150 | CLKA, I/O |
| 65 | GND | 151 | VCC |
| 66 | VCC | 152 | GND |
| 75 | GND | 154 | CLKB, I/O |
| 80 | VCC | 156 | PRB, I/O |
| 85 | SDO | 161 | GND |
| 98 | GND | 166 | VCC |
| 103 | GND | 171 | DCLK, I/O |
| 106 | GND | | |

Notes:

1. All unlisted pin numbers are user I/Os.
2. MODE pin should be terminated to GND through a 10K resistor to enable Actionprobe usage; otherwise it can be terminated directly to GND.

PG100




● Orientation Pin

Note

For Package Manufacturing and Environmental information, visit the Resource Center at
<http://www.microsemi.com/soc/products/solutions/package/docs.aspx>

PG132



● Orientation Pin

Note

For Package Manufacturing and Environmental information, visit the Resource Center at
<http://www.microsemi.com/soc/products/solutions/package/docs.aspx>

| PG132 | | PG132 | |
|------------|-----------------|------------|-----------------|
| Pin Number | A1240A Function | Pin Number | A1240A Function |
| A1 | MODE | G3 | VCC |
| B5 | GND | G4 | VCC |
| B6 | CLKB, I/O | G10 | VCC |
| B7 | CLKA, I/O | G11 | VCC |
| B8 | PRA, I/O | G12 | VCC |
| B9 | GND | G13 | VCC |
| B12 | SDI, I/O | H13 | GND |
| C3 | DCLK, I/O | J2 | GND |
| C5 | GND | J3 | GND |
| C6 | PRB, I/O | J11 | GND |
| C7 | VCC | K7 | VCC |
| C9 | GND | K12 | GND |
| D7 | VCC | L5 | GND |
| E3 | GND | L7 | VCC |
| E11 | GND | L9 | GND |
| E12 | GND | M9 | GND |
| F4 | GND | N12 | SDO |
| G2 | VCC | | |

Notes:

1. All unlisted pin numbers are user I/Os.
2. MODE pin should be terminated to GND through a 10K resistor to enable Actionprobe usage; otherwise it can be terminated directly to GND.



Microsemi

Microsemi Corporate Headquarters
One Enterprise, Aliso Viejo CA 92656 USA
Within the USA: +1 (949) 380-6100
Sales: +1 (949) 380-6136
Fax: +1 (949) 215-4996

Microsemi Corporation (NASDAQ: MSCC) offers a comprehensive portfolio of semiconductor solutions for: aerospace, defense and security; enterprise and communications; and industrial and alternative energy markets. Products include high-performance, high-reliability analog and RF devices, mixed signal and RF integrated circuits, customizable SoCs, FPGAs, and complete subsystems. Microsemi is headquartered in Aliso Viejo, Calif. Learn more at www.microsemi.com.

© 2012 Microsemi Corporation. All rights reserved. Microsemi and the Microsemi logo are trademarks of Microsemi Corporation. All other trademarks and service marks are the property of their respective owners.