



Welcome to **E-XFL.COM**

Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.


Details	
Product Status	Obsolete
Number of LABs/CLBs	684
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	104
Number of Gates	4000
Voltage - Supply	4.5V ~ 5.5V
Mounting Type	Surface Mount
Operating Temperature	-55°C ~ 125°C (TC)
Package / Case	144-BQFP
Supplier Device Package	144-PQFP (28x28)
Purchase URL	https://www.e-xfl.com/product-detail/microsemi/a1240a-1pqg144m

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Ordering Information



II Revision 8



To calculate the active power dissipated from the complete design, the switching frequency of each part of the logic must be known. EQ 4 shows a piece-wise linear summation over all components.

$$\begin{aligned} & \text{Power =VCC$}^2 * [(\text{m * C}_{\text{EQM}} * f_{\text{m}})_{\text{modules}} + (\text{n * C}_{\text{EQI}} * f_{\text{n}})_{\text{inputs}} \\ & + (\text{p * (C}_{\text{EQO}} + \text{C}_{\text{L}}) * f_{\text{p}})_{\text{outputs}} \\ & + 0.5 * (\text{q1 * C}_{\text{EQCR}} * f_{\text{q1}})_{\text{routed}} \\ & + 0.5 * (\text{q2 * C}_{\text{EQCR}} * f_{\text{q2}})_{\text{routed}} \\ & + 0.5 * (\text{q2 * C}_{\text{EQCR}} * f_{\text{q2}})_{\text{routed}} \\ & + 0.5 * (\text{q2 * C}_{\text{EQCR}} * f_{\text{q2}})_{\text{routed}} \\ & + 0.5 * (\text{q2 * C}_{\text{EQCR}} * f_{\text{q2}})_{\text{routed}} \\ & + 0.5 * (\text{q2 * C}_{\text{EQCR}} * f_{\text{q2}})_{\text{routed}} \\ & + 0.5 * (\text{q2 * C}_{\text{EQCR}} * f_{\text{q2}})_{\text{routed}} \\ & + 0.5 * (\text{q2 * C}_{\text{EQCR}} * f_{\text{q2}})_{\text{routed}} \\ & + 0.5 * (\text{q2 * C}_{\text{EQCR}} * f_{\text{q2}})_{\text{routed}} \\ & + 0.5 * (\text{q2 * C}_{\text{EQCR}} * f_{\text{q2}})_{\text{routed}} \\ & + 0.5 * (\text{q2 * C}_{\text{EQCR}} * f_{\text{q2}})_{\text{routed}} \\ & + 0.5 * (\text{q2 * C}_{\text{EQCR}} * f_{\text{q2}})_{\text{routed}} \\ & + 0.5 * (\text{q2 * C}_{\text{EQCR}} * f_{\text{q2}})_{\text{routed}} \\ & + 0.5 * (\text{q2 * C}_{\text{EQCR}} * f_{\text{q2}})_{\text{routed}} \\ & + 0.5 * (\text{q2 * C}_{\text{EQCR}} * f_{\text{q2}})_{\text{routed}} \\ & + 0.5 * (\text{q2 * C}_{\text{EQCR}} * f_{\text{q2}})_{\text{routed}} \\ & + 0.5 * (\text{q2 * C}_{\text{EQCR}} * f_{\text{q2}})_{\text{routed}} \\ & + 0.5 * (\text{q2 * C}_{\text{EQCR}} * f_{\text{q2}})_{\text{routed}} \\ & + 0.5 * (\text{q2 * C}_{\text{EQCR}} * f_{\text{q2}})_{\text{routed}} \\ & + 0.5 * (\text{q2 * C}_{\text{EQCR}} * f_{\text{q2}})_{\text{routed}} \\ & + 0.5 * (\text{q2 * C}_{\text{EQCR}} * f_{\text{q2}})_{\text{routed}} \\ & + 0.5 * (\text{q2 * C}_{\text{EQCR}} * f_{\text{q2}})_{\text{routed}} \\ & + 0.5 * (\text{q2 * C}_{\text{EQCR}} * f_{\text{q2}})_{\text{routed}} \\ & + 0.5 * (\text{q2 * C}_{\text{EQCR}} * f_{\text{q2}})_{\text{routed}} \\ & + 0.5 * (\text{q2 * C}_{\text{EQCR}} * f_{\text{q2}})_{\text{routed}} \\ & + 0.5 * (\text{q2 * C}_{\text{EQCR}} * f_{\text{q2}})_{\text{routed}} \\ & + 0.5 * (\text{q2 * C}_{\text{EQCR}} * f_{\text{q2}})_{\text{routed}} \\ & + 0.5 * (\text{q2 * C}_{\text{EQCR}} * f_{\text{q2}})_{\text{routed}} \\ & + 0.5 * (\text{q2 * C}_{\text{EQCR}} * f_{\text{q2}})_{\text{q2}} \\ & + 0.5 * (\text{q2 * C}_{\text{EQCR}} * f_{\text{q2}})_{\text{q2}} \\ & + 0.5 * (\text{q2 * C}_{\text{EQCR}} * f_{\text{q2}})_{\text{q2}} \\ & + 0.5 * (\text{q2 * C}_{\text{EQCR}} * f_{\text{q2}})_{\text{q2}} \\ \\ & + 0.5 * (\text{q2 * C}_$$

EQ 4

Where:

m = Number of logic modules switching at f_m

n = Number of input buffers switching at f_n

p = Number of output buffers switching at f_n

q1 = Number of clock loads on the first routed array clock

q2 = Number of clock loads on the second routed array clock

 r_1 = Fixed capacitance due to first routed array clock

r₂ = Fixed capacitance due to second routed array clock

C_{FOM} = Equivalent capacitance of logic modules in pF

C_{EQI} = Equivalent capacitance of input buffers in pF

C_{EQO} = Equivalent capacitance of output buffers in pF

C_{EOCR} = Equivalent capacitance of routed array clock in pF

C_I = Output lead capacitance in pF

f_m = Average logic module switching rate in MHz

f_n = Average input buffer switching rate in MHz

f_p = Average output buffer switching rate in MHz


f_{q1} = Average first routed array clock rate in MHz

f_{g2} = Average second routed array clock rate in MHz

Table 2-7 • Fixed Capacitance Values for Microsemi FPGAs

Device Type	r1, routed_Clk1	r2, routed_Clk2
A1225A	106	106.0
A1240A	134	134.2
A1280A	168	167.8

ACT 2 Timing Model¹



Notes:

- 1. Values shown for A1240A-2 at worst-case commercial conditions.
- 2. Input module predicted routing delay

Figure 2-1 • Timing Model



Parameter Measurement




Figure 2-2 • Output Buffer Delays




Figure 2-3 • AC Test Loads




Figure 2-4 • Input Buffer Delays

2-8 Revision 8





Figure 2-5 • Module Delays

Sequential Module Timing Characteristics



Note: D represents all data functions involving A, B, and S for multiplexed flip-flops.

Figure 2-6 • Flip-Flops and Latches






Figure 2-7 • Input Buffer Latches




Figure 2-8 • Output Buffer Latches

2-10 Revision 8



Timing Derating Factor (Temperature and Voltage)

Table 2-9 • Timing Derating Factor (Temperature and Voltage)


(Commercial Minimum/Maximum Specification) x	Industrial Military		tary	
	Min. Max. Min. Ma		Max.	
	0.69	1.11	0.67	1.23

Table 2-10 • Timing Derating Factor for Designs at Typical Temperature ($T_J = 25^{\circ}C$) and Voltage (5.0 V)

(Commercial Maximum Specification) x	0.85
--------------------------------------	------

Table 2-11 • Temperature and Voltage Derating Factors (normalized to Worst-Case Commercial, TJ = 4.75 V, 70°C)

	-55	-40	0	25	70	85	125
4.50	0.75	0.79	0.86	0.92	1.06	1.11	1.23
4.75	0.71	0.75	0.82	0.87	1.00	1.05	1.13
5.00	0.69	0.72	0.80	0.85	0.97	1.02	1.13
5.25	0.68	0.69	0.77	0.82	0.95	0.98	1.09
5.50	0.67	0.69	0.76	0.81	0.93	0.97	1.08



Note: This derating factor applies to all routing and propagation delays.

Figure 2-9 • Junction Temperature and Voltage Derating Curves (normalized to Worst-Case Commercial, T_J = 4.75 V, 70°C)



Detailed Specifications

A1280A Timing Characteristics

Table 2-18 • A1280A Worst-Case Commercial Conditions, VCC = 4.75 V, T, I = 70°C

Logic Module Propagation Delays ¹		–2 S _l	peed ³	-1 Speed		Std. Speed		Units
Paramete	Parameter/Description			Min.	Max.	Min.	Max.	
t _{PD1}	Single Module		3.8		4.3		5.0	ns
t _{CO}	Sequential Clock to Q		3.8		4.3		5.0	ns
t_{GO}	Latch G to Q		3.8		4.3		5.0	ns
t _{RS}	Flip-Flop (Latch) Reset to Q		3.8		4.3		5.0	ns
Predicte	d Routing Delays ²					·		
t _{RD1}	FO = 1 Routing Delay		1.7		2.0		2.3	ns
t _{RD2}	FO = 2 Routing Delay		2.5		2.8		3.3	ns
t _{RD3}	FO = 3 Routing Delay		3.0		3.4		4.0	ns
t _{RD4}	FO = 4 Routing Delay		3.7		4.2		4.9	ns
t _{RD8} FO = 8 Routing Delay			6.7		7.5		8.8	ns
Sequenti	al Timing Characteristics ^{3,4}							
t _{SUD}	Flip-Flop (Latch) Data Input Setup	0.4		0.4		0.5		ns
t _{HD}	Flip-Flop (Latch) Data Input Hold	0.0		0.0		0.0		ns
t _{SUENA}	Flip-Flop (Latch) Enable Setup	0.8		0.9		1.0		ns
t _{HENA}	Flip-Flop (Latch) Enable Hold	0.0		0.0		0.0		ns
t _{WCLKA}	Flip-Flop (Latch) Clock Active Pulse Width	5.5		6.0		7.0		ns
t _{WASYN}	Flip-Flop (Latch) Clock Asynchronous Pulse Width	5.5		6.0		7.0		ns
t _A	Flip-Flop Clock Input Period	11.7		13.3		18.0		ns
t _{INH}	Input Buffer Latch Hold	0.0		0.0		0.0		ns
t _{INSU}	Input Buffer Latch Setup	0.4		0.4		0.5		ns
t _{OUTH}	Output Buffer Latch Hold	0.0		0.0		0.0		ns
t _{outsu}	Output Buffer Latch Setup	0.4		0.4		0.5		ns
f _{MAX}	Flip-Flop (Latch) Clock Frequency		85.0		75.0		50.0	MHz

Notes:

- 1. For dual-module macros, use t_{PD1} + t_{RD1} + t_{PDn} , t_{CO} + t_{RD1} + t_{PDn} , or t_{PD1} + t_{RD1} + t_{SUD} —whichever is appropriate.
- Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for
 estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case
 performance. Post-route timing is based on actual routing delay measurements performed on the device prior to
 shipment.
- 3. Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be obtained from the DirectTime Analyzer utility.
- 4. Setup and hold timing parameters for the Input Buffer Latch are defined with respect to the PAD and the D input. External setup/hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external PAD signal to the G input subtracts (adds) to the internal setup (hold) time.

2-18 Revision 8



A1280A Timing Characteristics (continued)

Table 2-19 • A1280A Worst-Case Commercial Conditions, VCC = 4.75 V, T_J = 70°C

I/O Module Input Propagation Delays			-2 S	peed	–1 S	peed	Std. Speed		Units
Paramet	Parameter/Description			Max.	Min.	Max.	Min.	Max.	
t _{INYH}	Pad to Y High			2.9		3.3		3.8	ns
t _{INYL}	Pad to Y Low			2.7		3.0		3.5	ns
t _{INGH}	G to Y High			5.0		5.7		6.6	ns
t _{INGL}	G to Y Low			4.8		5.4		6.3	ns
Input Mo	odule Predicted Input Routing Del	ays [*]	•	•				•	
t _{IRD1}	FO = 1 Routing Delay			4.6		5.1		6.0	ns
t _{IRD2}	FO = 2 Routing Delay			5.2		5.9		6.9	ns
t _{IRD3}	FO = 3 Routing Delay			5.6		6.3		7.4	ns
t _{IRD4}	FO = 4 Routing Delay			6.5		7.3		8.6	ns
t _{IRD8}	FO = 8 Routing Delay			9.4		10.5		12.4	ns
Global (Clock Network		•						
t _{CKH}	Input Low to High	FO = 32		10.2		11.0		12.8	ns
	FO = 256		13.1		14.6		17.2		
t _{CKL}	Input High to Low	FO = 32		10.2		11.0		12.8	ns
		FO = 256		13.3		14.9		17.5	
t _{PWH}	Minimum Pulse Width High	FO = 32	5.0		5.5		6.6		ns
		FO = 256	5.8		6.4		7.6		
t _{PWL}	Minimum Pulse Width Low	FO = 32	5.0		5.5		6.6		ns
		FO = 256	5.8		6.4		7.6		
t _{CKSW}	Maximum Skew	FO = 32		0.5		0.5		0.5	ns
		FO = 256		2.5		2.5		2.5	
t _{SUEXT}	Input Latch External Setup	FO = 32	0.0		0.0		0.0		ns
		FO = 256	0.0		0.0		0.0		
t _{HEXT}	Input Latch External Hold	FO = 32	7.0		7.0		7.0		ns
		FO = 256	11.2		11.2		11.2		
t _P	Minimum Period	FO = 32	9.6		11.2		13.3		ns
		FO = 256	10.6		12.6		15.3		
f _{MAX}	Maximum Frequency	FO = 32		105.0		90.0		75.0	ns
		FO = 256		95.0		80.0		65.0	

Note: *These parameters should be used for estimating device performance. Optimization techniques may further reduce delays by 0 to 4 ns. Routing delays are for typical designs across worst-case operating conditions. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.

A1280A Timing Characteristics (continued)



Pin Descriptions

CLKA Clock A (Input)

TTL Clock input for clock distribution networks. The Clock input is buffered prior to clocking the logic modules. This pin can also be used as an I/O.

CLKB Clock B (Input)

TTL Clock input for clock distribution networks. The Clock input is buffered prior to clocking the logic modules. This pin can also be used as an I/O.

DCLK Diagnostic Clock (Input)

TTL Clock input for diagnostic probe and device programming. DCLK is active when the MODE pin is High. This pin functions as an I/O when the MODE pin is Low.

GND Ground

Low supply voltage.

I/O Input/Output (Input, Output)

The I/O pin functions as an input, output, three-state, or bidirectional buffer. Input and output levels are compatible with standard TTL and CMOS specifications. Unused I/O pins are automatically driven Low by the ALS software.

MODE Mode (Input)

The MODE pin controls the use of multifunction pins (DCLK, PRA, PRB, SDI). When the MODE pin is High, the special functions are active. When the MODE pin is Low, the pins function as I/Os. To provide Actionprobe capability, the MODE pin should be terminated to GND through a 10K resistor so that the MODE pin can be pulled High when required.

NC No Connection

This pin is not connected to circuitry within the device.

PRA Probe A (Output)

The Probe A pin is used to output data from any user-defined design node within the device. This independent diagnostic pin can be used in conjunction with the Probe B pin to allow real-time diagnostic output of any signal path within the device. The Probe A pin can be used as a user-defined I/O when debugging has been completed. The pin's probe capabilities can be permanently disabled to protect programmed design confidentiality. PRA is active when the MODE pin is High. This pin functions as an I/O when the MODE pin is Low.

PRB Probe B (Output)

The Probe B pin is used to output data from any user-defined design node within the device. This independent diagnostic pin can be used in conjunction with the Probe A pin to allow real-time diagnostic output of any signal path within the device. The Probe B pin can be used as a user-defined I/O when debugging has been completed. The pin's probe capabilities can be permanently disabled to protect programmed design confidentiality. PRB is active when the MODE pin is High. This pin functions as an I/O when the MODE pin is Low.

SDI Serial Data Input (Input)

Serial data input for diagnostic probe and device programming. SDI is active when the MODE pin is High. This pin functions as an I/O when the MODE pin is Low.

SDO Serial Data Output (Output)

Serial data output for diagnostic probe. SDO is active when the MODE pin is High. This pin functions as an I/O when the MODE pin is Low.

VCC 5.0 V Supply Voltage

High supply voltage.




PL84				
Pin Number	A1225A Function	A1240A Function	A1280A Function	
2	CLKB, I/O	CLKB, I/O	CLKB, I/O	
4	PRB, I/O	PRB, I/O	PRB, I/O	
6	GND	GND	GND	
10	DCLK, I/O	DCLK, I/O	DCLK, I/O	
12	MODE	MODE	MODE	
22	VCC	VCC	VCC	
23	VCC	VCC	VCC	
28	GND	GND	GND	
43	VCC	VCC	VCC	
49	GND	GND	GND	
52	SDO	SDO	SDO	
63	GND	GND	GND	
64	VCC	VCC	VCC	
65	VCC	VCC	VCC	
70	GND	GND	GND	
76	SDI, I/O	SDI, I/O	SDI, I/O	
81	PRA, I/O	PRA, I/O	PRA, I/O	
83	CLKA, I/O	CLKA, I/O	CLKA, I/O	
84	VCC	VCC	VCC	

Notes:

- 1. All unlisted pin numbers are user I/Os.
- 2. MODE pin should be terminated to GND through a 10K resistor to enable Actionprobe usage; otherwise it can be terminated directly to GND.

3-2 Revision 8

PQ144



Note

For Package Manufacturing and Environmental information, visit the Resource Center at http://www.microsemi.com/soc/products/solutions/package/docs.aspx



PQ144				
Pin Number	A1240A Function			
2	MODE			
9	GND			
10	GND			
11	GND			
18	VCC			
19	VCC			
20	VCC			
21	VCC			
28	GND			
29	GND			
30	GND			
44	GND			
45	GND			
46	GND			
54	VCC			
55	VCC			
56	VCC			
64	GND			
65	GND			
71	SDO			
79	GND			
80	GND			
81	GND			
88	GND			

PQ144				
Pin Number	A1240A Function			
89	VCC			
90	VCC			
91	VCC			
92	VCC			
93	VCC			
100	GND			
101	GND			
102	GND			
110	SDI, I/O			
116	GND			
117	GND			
118	GND			
123	PRA, I/O			
125	CLKA, I/O			
126	VCC			
127	VCC			
128	VCC			
130	CLKB, I/O			
132	PRB, I/O			
136	GND			
137	GND			
138	GND			
144	DCLK, I/O			

Notes:

- 1. All unlisted pin numbers are user I/Os.
- 2. MODE pin should be terminated to GND through a 10K resistor to enable Actionprobe usage; otherwise it can be terminated directly to GND.

3-6 Revision 8



PQ160				
Pin Number	A1280A Function	Pin Nur		
2	DCLK, I/O	69		
6	VCC	80		
11	GND	82		
16	PRB, I/O	86		
18	CLKB, I/O	89		
20	VCC	98		
21	CLKA, I/O	99		
23	PRA, I/O	109		
30	GND	114		
35	VCC	120		
38	SDI, I/O	125		
40	GND	130		
44	GND	135		
49	GND	138		
54	VCC	139		
57	VCC	140		
58	VCC	145		
59	GND	150		
60	VCC	155		
61	GND	159		
64	GND	160		


PQ160				
Pin Number	A1280A Function			
69	GND			
80	GND			
82	SDO			
86	VCC			
89	GN			
98	GND			
99	GND			
109	GND			
114	VCC			
120	GND			
125	GND			
130	GND			
135	VCC			
138	VCC			
139	VCC			
140	GND			
145	GND			
150	VCC			
155	GND			
159	MODE			
160	GND			

Notes:

- 1. All unlisted pin numbers are user I/Os.
- 2. MODE pin should be terminated to GND through a 10K resistor to enable Actionprobe usage; otherwise it can be terminated directly to GND.

3-8 Revision 8

VQ100



Note

For Package Manufacturing and Environmental information, visit the Resource Center at http://www.microsemi.com/soc/products/solutions/package/docs.aspx



VQ100				
Pin Number	A1225A Function			
2	MODE			
7	GND			
14	VCC			
15	VCC			
20	GND			
32	GND			
38	VCC			
44	GND			
50	SDO			
55	GND			
62	GND			
63	VCC			

VQ100				
Pin Number	A1225A Function			
64	VCC			
65	VCC			
70	GND			
77	SDI, I/O			
82	GND			
85	PRA, I/O			
87	CLKA, I/O			
88	VCC			
90	CLKB, I/O			
92	PRB, I/O			
94	GND			
100	DCLK, I/O			


Notes:

- 1. All unlisted pin numbers are user I/Os.
- 2. MODE pin should be terminated to GND through a 10K resistor to enable Actionprobe usage; otherwise it can be terminated directly to GND.

3-10 Revision 8



PG132



Orientation Pin

Note

For Package Manufacturing and Environmental information, visit the Resource Center at http://www.microsemi.com/soc/products/solutions/package/docs.aspx

3-18 Revision 8



Datasheet Information

Datasheet Categories

Categories

In order to provide the latest information to designers, some datasheet parameters are published before data has been fully characterized from silicon devices. The data provided for a given device is designated as either "Product Brief," "Advance," "Preliminary," or "Production." The definitions of these categories are as follows:

Product Brief

The product brief is a summarized version of a datasheet (advance or production) and contains general product information. This document gives an overview of specific device and family information.

Advance

This version contains initial estimated information based on simulation, other products, devices, or speed grades. This information can be used as estimates, but not for production. This label only applies to the DC and Switching Characteristics chapter of the datasheet and will only be used when the data has not been fully characterized.

Preliminary

The datasheet contains information based on simulation and/or initial characterization. The information is believed to be correct, but changes are possible.

Production

This version contains information that is considered to be final.

Export Administration Regulations (EAR)

The products described in this document are subject to the Export Administration Regulations (EAR). They could require an approved export license prior to export from the United States. An export includes release of product or disclosure of technology to a foreign national inside or outside the United States.

Safety Critical, Life Support, and High-Reliability Applications Policy

The products described in this advance status document may not have completed the Microsemi qualification process. Products may be amended or enhanced during the product introduction and qualification process, resulting in changes in device functionality or performance. It is the responsibility of each customer to ensure the fitness of any product (but especially a new product) for a particular purpose, including appropriateness for safety-critical, life-support, and other high-reliability applications. Consult the Microsemi SoC Products Group Terms and Conditions for specific liability exclusions relating to life-support applications. A reliability report covering all of the SoC Products Group's products is available at http://www.microsemi.com/soc/documents/ORT_Report.pdf. Microsemi also offers a variety of enhanced qualification and lot acceptance screening procedures. Contact your local sales office for additional reliability information.

4-2 Revision 8



Microsemi Corporate Headquarters One Enterprise, Aliso Viejo CA 92656 USA Within the USA: +1 (949) 380-6100 Sales: +1 (949) 380-6136 Fax: +1 (949) 215-4996 Microsemi Corporation (NASDAQ: MSCC) offers a comprehensive portfolio of semiconductor solutions for: aerospace, defense and security; enterprise and communications; and industrial and alternative energy markets. Products include high-performance, high-reliability analog and RF devices, mixed signal and RF integrated circuits, customizable SoCs, FPGAs, and complete subsystems. Microsemi is headquartered in Aliso Viejo, Calif. Learn more at www.microsemi.com.

© 2012 Microsemi Corporation. All rights reserved. Microsemi and the Microsemi logo are trademarks of Microsemi Corporation. All other trademarks and service marks are the property of their respective owners.