

Welcome to <u>E-XFL.COM</u>

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

Details	
Product Status	Obsolete
Number of LABs/CLBs	684
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	104
Number of Gates	4000
Voltage - Supply	4.5V ~ 5.5V
Mounting Type	Through Hole
Operating Temperature	-55°C ~ 125°C (TJ)
Package / Case	132-BCPGA
Supplier Device Package	132-CPGA (34.54x34.54)
Purchase URL	https://www.e-xfl.com/product-detail/microsemi/a1240a-pg132b


Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Microsemi.

ACT 2 Family FPGAs

Ordering Information



Product Plan

	Speed Grade ¹			Application ¹			
Device/Package	Std.	-1	-2	С	I	М	В
A1225A Device				•		•	
84-Pin Plastic Leaded Chip Carrier (PL)	1	1	✓	1	1	-	-
100-Pin Plastic Quad Flatpack (PQ)	1	1	✓	1	1	-	-
100-Pin Very Thin Quad Flatpack (VQ)	1	~	✓	1	_	-	_
100-Pin Ceramic Pin Grid Array (PG)	1	1	1	1	-	-	_
A1240A Device							
84-Pin Plastic Leaded Chip Carrier (PL)	1	~	✓	1	1	-	-
132-Pin Ceramic Pin Grid Array (PG)	1	1	<i>✓</i>	1	_	1	1
144-Pin Plastic Quad Flat Pack (PQ)	1	1	✓	1	1	-	-
176-Pin Thin (1.4 mm) Quad Flat Pack (TQ)	1	1	1	1	-	-	_
A1280A Device							
160-Pin Plastic Quad Flatpack (PQ)	1	1	✓	1	1	-	-
172-Pin Ceramic Quad Flatpack (CQ)	1	~	✓	1	_	1	1
176-Pin Ceramic Pin Grid Array (PG)	1	1	1	1	_	1	1
176-Pin Thin (1.4 mm) Quad Flat Pack (TQ)	1	1	1	1	_	-	-
Notes:	Availa	hility:	1	Sneed	d Grade:	1	

1. Applications: C = Commercial I = Industrial M = Military B = MIL-STD-883 Availability: $\checkmark = Available$ P = Planned- = Not planned Speed Grade: -1 = Approx. 15% faster than Std.

-2 = Approx. 25% faster than Std.

2. Contact your Microsemi SoC Products Group sales representative for product availability.

Device Resources

Device	Logic			User I/Os								
Series	Modules	Gates	PG176	PG132	PG100	PQ160	PQ144	PQ100	PL84	CQ172	TQ176	VQ100
A1225A	451	2,500	-	-	83	-	_	83	72	-	-	83
A1240A	684	4,000	-	- 104 104 - 72 - 104								_
A1280A	1,232	8,000	140	_	-	125	_	-	72	140	140	-

Contact your local Microsemi SoC Products Group representative for device availability: http://www.microsemi.com/soc/contact/default.aspx.

2 – Detailed Specifications

Operating Conditions

Table 2-1 • Absolute Maximum Ratings¹

Symbol	Parameter	Limits	Units
VCC	DC supply voltage	–0.5 to +7.0	V
VI	Input voltage	-0.5 to VCC + 0.5	V
VO	Output voltage	-0.5 to VCC + 0.5	V
IIO	I/O source sink current ²	±20	mA
T _{STG}	Storage temperature	-65 to +150	°C

Notes:

1. Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum rated conditions for extended periods may affect device reliability. Device should not be operated outside the recommended operating conditions.

2. Device inputs are normally high impedance and draw extremely low current. However, when input voltage is greater than VCC + 0.5 V for less than GND –0.5 V, the internal protection diodes will be forward biased and can draw excessive current.

Table 2-2 • Recommended Operating Conditions

Parameter	Commercial	Industrial	Military	Units
Temperature range*	0 to +70	-40 to +85	–55 to +125	°C
Power supply tolerance	±5	±10	±10	%VCC

Note: *Ambient temperature (T_A) is used for commercial and industrial; case temperature (T_C) is used for military.

Package Thermal Characteristics

The device junction to case thermal characteristic is θ jc, and the junction to ambient air characteristic is θ ja. The thermal characteristics for θ ja are shown with two different air flow rates.

Maximum junction temperature is 150°C.

A sample calculation of the absolute maximum power dissipation allowed for a PQ160 package at commercial temperature and still air is as follows:

$$\frac{\text{Max. junction temp. (°C)} - \text{Max. ambient temp. (°C)}}{\theta_{ja} °C/W} = \frac{150°C - 70°C}{33°C/W} = 2.4 \text{ W}$$

EQ 1

Package Type∗	Pin Count	θ _{jc}	^θ ja Still Air	θ _{ja} 300 ft./min.	Units
Ceramic Pin Grid Array	100	5	35	17	°C/W
	132	5	30	15	°C/W
	176	8	23	12	°C/W
Ceramic Quad Flatpack	172	8	25	15	°C/W
Plastic Quad Flatpack ¹	100	13	48	40	°C/W
	144	15	40	32	°C/W
	160	15	38	30	°C/W
Plastic Leaded Chip Carrier	84	12	37	28	°C/W
Very Thin Quad Flatpack	100	12	43	35	°C/W
Thin Quad Flatpack	176	15	32	25	°C/W

Table 2-4 • Package Thermal Characteristics

Notes: (Maximum Power in Still Air)

1. Maximum power dissipation values for PQFP packages are 1.9 W (PQ100), 2.3 W (PQ144), and 2.4 W (PQ160).

2. Maximum power dissipation for PLCC packages is 2.7 W.

3. Maximum power dissipation for VQFP packages is 2.3 W.

4. Maximum power dissipation for TQFP packages is 3.1 W.

Power Dissipation

P = [ICC standby + ICCactive] * VCC + IOL * VOL * N + IOH* (VCC – VOH) * M

EQ 2

where:

ICC standby is the current flowing when no inputs or outputs are changing

ICCactive is the current flowing due to CMOS switching.

IOL and IOH are TTL sink/source currents.

VOL and VOH are TTL level output voltages.

N is the number of outputs driving TTL loads to VOL.

M is the number of outputs driving TTL loads to VOH.

An accurate determination of N and M is problematical because their values depend on the family type, design details, and on the system I/O. The power can be divided into two components: static and active.



2-5

To calculate the active power dissipated from the complete design, the switching frequency of each part of the logic must be known. EQ 4 shows a piece-wise linear summation over all components.

Power =VCC² * [(m * C_{EQM} * f_m)_{modules} + (n * C_{EQI} * f_n)_{inputs}

+ (p * (C_{EQO} + C_L) * fp)outputs

+ 0.5 * (q1 * C_{EQCR} * f_{q1})_{routed_Clk1} + (r1 * f_{q1})_{routed_Clk1}

+ 0.5 * (q2 * C_{EQCR} * f_{q2})_{routed Clk2} + (r₂ * f_{q2})_{routed Clk2}

Where:

m = Number of logic modules switching at fm

n = Number of input buffers switching at fn

p = Number of output buffers switching at f_p

q1 = Number of clock loads on the first routed array clock

q2 = Number of clock loads on the second routed array clock

r₁ = Fixed capacitance due to first routed array clock

r₂ = Fixed capacitance due to second routed array clock

C_{EOM} = Equivalent capacitance of logic modules in pF

C_{EOI} = Equivalent capacitance of input buffers in pF

C_{FOO} = Equivalent capacitance of output buffers in pF

C_{EQCR} = Equivalent capacitance of routed array clock in pF

C₁ = Output lead capacitance in pF

f_m = Average logic module switching rate in MHz

fn = Average input buffer switching rate in MHz

fp = Average output buffer switching rate in MHz

 f_{q1} = Average first routed array clock rate in MHz

f_{g2} = Average second routed array clock rate in MHz

Table 2-7 • Fixed Capacitance Values for Microsemi FPGAs

Device Type	r1, routed_Clk1	r2, routed_Clk2
A1225A	106	106.0
A1240A	134	134.2
A1280A	168	167.8

EQ 4





Detailed Specifications

Parameter Measurement




Figure 2-2 • Output Buffer Delays




Figure 2-3 • AC Test Loads




Figure 2-4 • Input Buffer Delays



Detailed Specifications

A1240A Timing Characteristics (continued)

Table 2-16 • A1240A Worst-Case Commercial Conditions, VCC = 4.75 V, T_J = 70°C

I/O Module Input Propagation Delays		-2 S	peed	–1 Speed		ed Std. Speed		Units	
Parameter/Description			Min.	Max.	Min.	Max.	Min.	Max.	
t _{INYH}	Pad to Y High			2.9		3.3		3.8	ns
t _{INYL}	Pad to Y Low			2.6		3.0		3.5	ns
t _{INGH}	G to Y High			5.0		5.7		6.6	ns
t _{INGL}	G to Y Low			4.7		5.4		6.3	ns
Input Mo	odule Predicted Input Routing Del	ays [*]					-		
t _{IRD1}	FO = 1 Routing Delay			4.2		4.8		5.6	ns
t _{IRD2}	FO = 2 Routing Delay			4.8		5.4		6.4	ns
t _{IRD3}	FO = 3 Routing Delay			5.4		6.1		7.2	ns
t _{IRD4}	FO = 4 Routing Delay			5.9		6.7		7.9	ns
t _{IRD8}	FO = 8 Routing Delay			7.9		8.9		10.5	ns
Global (Clock Network		-				-		
t _{CKH}	Input Low to High	FO = 32		10.2		11.0		12.8	ns
		FO = 256		11.8		13.0		15.7	
t _{CKL}	Input High to Low	FO = 32		10.2		11.0		12.8	ns
		FO = 256		12.0		13.2		15.9	
t _{PWH}	Minimum Pulse Width High	FO = 32	3.8		4.5		5.5		ns
		FO = 256	4.1		5.0		5.8		
t _{PWL}	Minimum Pulse Width Low	FO = 32	3.8		4.5		5.5		ns
		FO = 256	4.1		5.0		5.8		
t _{CKSW}	Maximum Skew	FO = 32		0.5		0.5		0.5	ns
		FO = 256		2.5		2.5		2.5	
t _{SUEXT}	Input Latch External Setup	FO = 32	0.0		0.0		0.0		ns
		FO = 256	0.0		0.0		0.0		
t _{HEXT}	Input Latch External Hold	FO = 32	7.0		7.0		7.0		ns
		FO = 256	11.2		11.2		11.2		
t _P	Minimum Period	FO = 32	8.1		9.1		11.1		ns
		FO = 256	8.8		10.0		11.7		1
f _{MAX}	Maximum Frequency	FO = 32		125.0		110.0		90.0	ns
		FO = 256		115.0		100.0		85.0	

Note: *These parameters should be used for estimating device performance. Optimization techniques may further reduce delays by 0 to 4 ns. Routing delays are for typical designs across worst-case operating conditions. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.



Detailed Specifications

A1280A Timing Characteristics

Table 2-18 • A1280A Worst-Case Commercial Conditions, VCC = 4.75 V, T_J = 70°C

Logic Module Propagation Delays ¹ Parameter/Description		–2 Speed ³		-1 Speed		Std. Speed		Units
		Min.	Max.	Min.	Max.	Min.	Max.	
t _{PD1}	Single Module		3.8		4.3		5.0	ns
t _{CO}	Sequential Clock to Q		3.8		4.3		5.0	ns
t _{GO}	Latch G to Q		3.8		4.3		5.0	ns
t _{RS}	Flip-Flop (Latch) Reset to Q		3.8		4.3		5.0	ns
Predicte	d Routing Delays ²							
t _{RD1}	FO = 1 Routing Delay		1.7		2.0		2.3	ns
t _{RD2}	FO = 2 Routing Delay		2.5		2.8		3.3	ns
t _{RD3}	FO = 3 Routing Delay		3.0		3.4		4.0	ns
t _{RD4}	FO = 4 Routing Delay		3.7		4.2		4.9	ns
t _{RD8}	FO = 8 Routing Delay		6.7		7.5		8.8	ns
Sequent	ial Timing Characteristics ^{3,4}					1		
t _{SUD}	Flip-Flop (Latch) Data Input Setup	0.4		0.4		0.5		ns
t _{HD}	Flip-Flop (Latch) Data Input Hold	0.0		0.0		0.0		ns
t _{SUENA}	Flip-Flop (Latch) Enable Setup	0.8		0.9		1.0		ns
t _{HENA}	Flip-Flop (Latch) Enable Hold	0.0		0.0		0.0		ns
t _{WCLKA}	Flip-Flop (Latch) Clock Active Pulse Width	5.5		6.0		7.0		ns
t _{WASYN}	Flip-Flop (Latch) Clock Asynchronous Pulse Width	5.5		6.0		7.0		ns
t _A	Flip-Flop Clock Input Period	11.7		13.3		18.0		ns
t _{INH}	Input Buffer Latch Hold	0.0		0.0		0.0		ns
t _{INSU}	Input Buffer Latch Setup	0.4		0.4		0.5		ns
t _{OUTH}	Output Buffer Latch Hold	0.0		0.0		0.0		ns
t _{OUTSU}	Output Buffer Latch Setup	0.4		0.4		0.5		ns
f _{MAX}	Flip-Flop (Latch) Clock Frequency		85.0		75.0		50.0	MHz

Notes:

1. For dual-module macros, use $t_{PD1} + t_{RD1} + t_{PDn}$, $t_{CO} + t_{RD1} + t_{PDn}$, or $t_{PD1} + t_{RD1} + t_{SUD}$ —whichever is appropriate.

 Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.

3. Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be obtained from the DirectTime Analyzer utility.

4. Setup and hold timing parameters for the Input Buffer Latch are defined with respect to the PAD and the D input. External setup/hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external PAD signal to the G input subtracts (adds) to the internal setup (hold) time.

Pin Descriptions

CLKA Clock A (Input)

TTL Clock input for clock distribution networks. The Clock input is buffered prior to clocking the logic modules. This pin can also be used as an I/O.

CLKB Clock B (Input)

TTL Clock input for clock distribution networks. The Clock input is buffered prior to clocking the logic modules. This pin can also be used as an I/O.

DCLK Diagnostic Clock (Input)

TTL Clock input for diagnostic probe and device programming. DCLK is active when the MODE pin is High. This pin functions as an I/O when the MODE pin is Low.

GND Ground

Low supply voltage.

I/O Input/Output (Input, Output)

The I/O pin functions as an input, output, three-state, or bidirectional buffer. Input and output levels are compatible with standard TTL and CMOS specifications. Unused I/O pins are automatically driven Low by the ALS software.

MODE Mode (Input)

The MODE pin controls the use of multifunction pins (DCLK, PRA, PRB, SDI). When the MODE pin is High, the special functions are active. When the MODE pin is Low, the pins function as I/Os. To provide Actionprobe capability, the MODE pin should be terminated to GND through a 10K resistor so that the MODE pin can be pulled High when required.

NC No Connection

This pin is not connected to circuitry within the device.

PRA Probe A (Output)

The Probe A pin is used to output data from any user-defined design node within the device. This independent diagnostic pin can be used in conjunction with the Probe B pin to allow real-time diagnostic output of any signal path within the device. The Probe A pin can be used as a user-defined I/O when debugging has been completed. The pin's probe capabilities can be permanently disabled to protect programmed design confidentiality. PRA is active when the MODE pin is High. This pin functions as an I/O when the MODE pin is Low.

PRB Probe B (Output)

The Probe B pin is used to output data from any user-defined design node within the device. This independent diagnostic pin can be used in conjunction with the Probe A pin to allow real-time diagnostic output of any signal path within the device. The Probe B pin can be used as a user-defined I/O when debugging has been completed. The pin's probe capabilities can be permanently disabled to protect programmed design confidentiality. PRB is active when the MODE pin is High. This pin functions as an I/O when the MODE pin is Low.

SDI Serial Data Input (Input)

Serial data input for diagnostic probe and device programming. SDI is active when the MODE pin is High. This pin functions as an I/O when the MODE pin is Low.


SDO Serial Data Output (Output)

Serial data output for diagnostic probe. SDO is active when the MODE pin is High. This pin functions as an I/O when the MODE pin is Low.

VCC 5.0 V Supply Voltage

High supply voltage.

PL84




Note

For Package Manufacturing and Environmental information, visit the Resource Center at http://www.microsemi.com/soc/products/solutions/package/docs.aspx.



	PQ100		PQ100
Pin Number	A1225A Function	Pin Number	A1225A Function
2	DCLK, I/O	65	VCC
4	MODE	66	VCC
9	GND	67	VCC
16	VCC	72	GND
17	VCC	79	SDI, I/O
22	GND	84	GND
34	GND	87	PRA, I/O
40	VCC	89	CLKA, I/O
46	GND	90	VCC
52	SDO	92	CLKB, I/O
57	GND	94	PRB, I/O
64	GND	96	GND

- 1. All unlisted pin numbers are user I/Os.
- 2. MODE pin should be terminated to GND through a 10K resistor to enable Actionprobe usage; otherwise it can be terminated directly to GND.



Note

For Package Manufacturing and Environmental information, visit the Resource Center at http://www.microsemi.com/soc/products/solutions/package/docs.aspx

Microsemi ACT 2 Family FPGAs



	PQ144		PQ144			
Pin Number	A1240A Function	Pin Number	A1240A Function			
2	MODE	89	VCC			
9	GND	90	VCC			
10	GND	91	VCC			
11	GND	92	VCC			
18	VCC	93	VCC			
19	VCC	100	GND			
20	VCC	101	GND			
21	VCC	102	GND			
28	GND	110	SDI, I/O			
29	GND	116	GND			
30	GND	117	GND			
44	GND	118	GND			
45	GND	123	PRA, I/O			
46	GND	125	CLKA, I/O			
54	VCC	126	VCC			
55	VCC	127	VCC			
56	VCC	128	VCC			
64	GND	130	CLKB, I/O			
65	GND	132	PRB, I/O			
71	SDO	136	GND			
79	GND	137	GND			
80	GND	138	GND			
81	GND	144	DCLK, I/O			
88	GND	-	-			

- 1. All unlisted pin numbers are user I/Os.
- 2. MODE pin should be terminated to GND through a 10K resistor to enable Actionprobe usage; otherwise it can be terminated directly to GND.



PQ160			PQ160			
Pin Number	A1280A Function	Pin Number	A1280A Function			
2	DCLK, I/O	69	GND			
6	VCC	80	GND			
11	GND	82	SDO			
16	PRB, I/O	86	VCC			
18	CLKB, I/O	89	GN			
20	VCC	98	GND			
21	CLKA, I/O	99	GND			
23	PRA, I/O	109	GND			
30	GND	114	VCC			
35	VCC	120	GND			
38	SDI, I/O	125	GND			
40	GND	130	GND			
44	GND	135	VCC			
49	GND	138	VCC			
54	VCC	139	VCC			
57	VCC	140	GND			
58	VCC	145	GND			
59	GND	150	VCC			
60	VCC	155	GND			
61	GND	159	MODE			
64	GND	160	GND			

- 1. All unlisted pin numbers are user I/Os.
- 2. MODE pin should be terminated to GND through a 10K resistor to enable Actionprobe usage; otherwise it can be terminated directly to GND.



VQ100		VQ100	
Pin Number	A1225A Function	Pin Number	A1225A Function
2	MODE	64	VCC
7	GND	65	VCC
14	VCC	70	GND
15	VCC	77	SDI, I/O
20	GND	82	GND
32	GND	85	PRA, I/O
38	VCC	87	CLKA, I/O
44	GND	88	VCC
50	SDO	90	CLKB, I/O
55	GND	92	PRB, I/O
62	GND	94	GND
63	VCC	100	DCLK, I/O

- 1. All unlisted pin numbers are user I/Os.
- 2. MODE pin should be terminated to GND through a 10K resistor to enable Actionprobe usage; otherwise it can be terminated directly to GND.




	TQ176	
Pin Number	A1240A Function	A1280A Function
155	VCC	VCC
156	GND	GND
158	CLKB, I/O	CLKB, I/O
160	PRB, I/O	PRB, I/O
161	NC	I/O
165	NC	NC
166	NC	I/O
168	NC	I/O
170	NC	VCC
173	NC	I/O
175	DCLK, I/O	DCLK, I/O

- 1. NC denotes no connection.
- 2. All unlisted pin numbers are user I/Os.
- 3. MODE pin should be terminated to GND through a 10K resistor to enable Actionprobe usage; otherwise it can be terminated directly to GND.



PG100



Note

For Package Manufacturing and Environmental information, visit the Resource Center at http://www.microsemi.com/soc/products/solutions/package/docs.aspx

PG176		PG176	
Pin Number	A1280A Function	Pin Number	A1280A Functio
A9	CLKA, I/O	H3	VCC
B3	DCLK, I/O	H4	GND
B8	CLKB, I/O	H12	GND
B14	SDI, I/O	H13	VCC
C3	MODE	H14	VCC
C8	GND	J4	VCC
C9	PRA, I/O	J12	GND
D4	GND	J13	GND
D5	VCC	J14	VCC
D6	GND	K4	GND
D7	PRB, I/O	K12	GND
D8	VCC	L4	GND
D10	GND	M4	GND
D11	VCC	M5	VCC
D12	GND	M6	GND
E4	GND	M8	GND
E12	GND	M10	GND
F4	VCC	M11	VCC
F12	GND	M12	GND
G4	GND	N8	VCC
G12	VCC	P13	SDO
H2	VCC		

- 1. All unlisted pin numbers are user I/Os.
- 2. MODE pin should be terminated to GND through a 10K resistor to enable Actionprobe usage; otherwise it can be terminated directly to GND.



Datasheet Information

Datasheet Categories

Categories

In order to provide the latest information to designers, some datasheet parameters are published before data has been fully characterized from silicon devices. The data provided for a given device is designated as either "Product Brief," "Advance," "Preliminary," or "Production." The definitions of these categories are as follows:

Product Brief

The product brief is a summarized version of a datasheet (advance or production) and contains general product information. This document gives an overview of specific device and family information.

Advance

This version contains initial estimated information based on simulation, other products, devices, or speed grades. This information can be used as estimates, but not for production. This label only applies to the DC and Switching Characteristics chapter of the datasheet and will only be used when the data has not been fully characterized.

Preliminary

The datasheet contains information based on simulation and/or initial characterization. The information is believed to be correct, but changes are possible.

Production

This version contains information that is considered to be final.

Export Administration Regulations (EAR)

The products described in this document are subject to the Export Administration Regulations (EAR). They could require an approved export license prior to export from the United States. An export includes release of product or disclosure of technology to a foreign national inside or outside the United States.

Safety Critical, Life Support, and High-Reliability Applications Policy

The products described in this advance status document may not have completed the Microsemi qualification process. Products may be amended or enhanced during the product introduction and qualification process, resulting in changes in device functionality or performance. It is the responsibility of each customer to ensure the fitness of any product (but especially a new product) for a particular purpose, including appropriateness for safety-critical, life-support, and other high-reliability applications. Consult the Microsemi SoC Products Group Terms and Conditions for specific liability exclusions relating to life-support applications. A reliability report covering all of the SoC Products Group's products is available at http://www.microsemi.com/soc/documents/ORT_Report.pdf. Microsemi also offers a variety of enhanced qualification and lot acceptance screening procedures. Contact your local sales office for additional reliability information.